

# M30245 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0005-0200 Rev.2.00 Oct 16, 2006

# **M30245 Group**

The M30245 group is a 16-bit microcomputer based on the M16C family core technology that uses a high performance silicon gate CMOS process with an M16C/62 Series CPU core. It comes packaged in a 100-pin molded plastic LQFP. They are single-chip USB peripheral microcontrollers that operate at Full Speed (12 Mbps) and are compliant with the Universal Serial Bus (USB) Version 2.0 specification. They also include many built-in peripherals including: A/D converter, Timers, UARTs, Serial Sound Interface, I<sup>2</sup>C, DMAC, CRC and more. These microcontrollers operate using sophisticated instructions featuring a high level of instruction efficiency, making them capable of executing instructions at high speed.

## **Features**

i catares	
Number of instructions	91
Shortest instruction execution time	62.5ns f(XIN)=16MHz, Vcc=3V with no wait
USB features:	Supports full-speed operation (12 Mbps)
	3.25K programmable FIFO, 9 endpoints
	Integrated transceiver
	Conforms to USB V 2.0 Specification
Frequency synthesizer	PLL for 48MHz clock
Memory capacity	64K ROM / 5K RAM (M30245M8-XXXGP)
	128K ROM / 10K RAM (M30245MC-XXXGP)
	128K Flash /10K RAM (M30245FCGP)
Supply voltage	3.0 to 3.6V (f(XIN)=16MHz)
Processor modes	Single chip, Memory expansion, Microprocessor
Interrupts	31 internal and 5 external interrupt sources
	4 software interrupt sources
	7 levels (including key input interrupt X 8)
Multifunction 16-bit timer	5 16-bit timers
Serial Communication	2 X 7/8/9, 2 X 7/8/9/16/24/32 bits
	Configurable for synchronous or asynchronous mode,
	Serial Sound Interface, I <sup>2</sup> C Bus
DMAC	4 channels
A/D Converter	10 bits X 8 channels
CRC calculation circuit	2 polynomials with MSB/LSB selectable
Watchdog timer	1 line
Key-on wake up	8 inputs
Programmable I/O	82 lines
AND flash control circuit	Built-in
Clock-generating circuit	2 built-in clock generation circuits
	(built-in feedback resistor, and external ceramic or quartz oscillator)



# **Table of Contents**

Features	
Description	3
Memory	
Central Processing Unit	
Reset	16
Special Function Registers	18
Processor Modes	26
System Clock	38
Power Control	
Frequency synthesizer circuit	
Interrupts	50
INT interrupt	62
NMI Interrupt	62
Key-Input Interrupt	62
Address-Match Interrupt	65
Watchdog Timer	68
Universal Serial Bus	70
Vbus Detect	
Direct memory access controller	100
Timer A	110
Serial Communication	125
Clock synchronous serial I/O mode	
Clock asynchronous serial I/O (UART) mode	137
UART mode (compliant with the SIM interface)	142
I <sup>2</sup> C Bus interface mode	145
Serial Interface Special Function (SPI mode)	151
IE mode	
Serial Sound Interface	156
A/D converter	168
CRC calculation circuit	177
Programmable I/O ports	180
AND Flash Control Circuit	
Flash memory	195
CPU Rewrite Mode	197
Parallel I/O Mode	206
Standard Serial I/O Mode	208
Standard serial I/O mode 1	211
Standard serial I/O mode 2	
Electrical Specifications	234
Usage Notes	250

# **Applications**

USB peripherals, such as telephones, audio systems, office equipment, communications equipment, portable devices, scanners, digital cameras, and memory card readers.

# **Block Diagram**

Figure 1.1 is a block diagram of the M30245 group.




Figure 1.1. Block diagram of M30245 group

# Performance outline

Table 1.1 is a performance outline of the M30245 group.

Table 1.1. M30245 Group performance outline

Parameters			Function Description			
Number of basic Instruction	าร		91			
Shortest Instruction execution time		62.5 ns f(Xin)= 16 MHz, Vcc = 3V				
Memory size	ROM		128/64 Kbytes			
	RAM		10/5 Kbytes			
Input/Output ports	P0 to P8, P10 (excl P85)	I/O	8 bits x 10			
input/Output ports	P85	I	1 bit x 1			
	P9	I/O	4 bits x 1			
Multifunction timer	TA0, TA1, TA2, TA3, TA4		16 bits x 5			
Serial I/O	UART0 to 1		UART (or clock synchronous or Serial Sound Interface) x 2			
Serial I/O	UART2 to 3		UART (or clock synchronous) x 2			
A/D converter			10 bits x 8 channels			
DMAC			4 channels (31 trigger sources)			
CRC calculation circuits			CRC-CCITT and CRC-16			
AND flash control circuit			Communicate with external AND type flash memory			
Watchdog timer			15 bits x 1 (with prescaler)			
Interrupts			31 internal, 4 external sources, 4 software, 7 levels			
Clock-generating circuit			2 built-in clock generating circuits (built in feedback resistor, and external ceramic or quartz oscillator)			
Supply voltage		3.0 ~ 3.6, f(XIN)=16MHz				
Power consumption		25mA (Vcc=3.3V, f(XIN)=16MHz no division, USB ON)				
			16mA (Vcc=3.3V, f(XIN)=16MHz no division, USB OFF)			
Operating temperature			-20 to 85°C			
Package			100-pin plastic mold LQFP			

# **Pin Configuration**

Figure 1.2 shows the pin configuration (top view). Table 1.2 lists the pin cross references and Table 1.3 describes the pin functions.




Figure 1.2. Pin Configuration (top view)

Table 1.2. Pin cross reference

Pin No.	Control	Port	Interrupt	Timer	UART/ USB	SPI	I <sup>2</sup> C	Serial Sound Interface	Analog/ Other	Bus Control
1					Vbus DTCT					
2		P9 <sub>0</sub>			ATTACH					
3	UVcc									
ļ.					USB D+					
5					USB D-					
3	BYTE									
7	CNVss	D0								
3	XCIN	P8 <sub>7</sub>	-							
)	XCOUT	P8 <sub>6</sub>								
10 I1	RESET									
	Xout									
3	Vss XIN		-							
14	Vcc									
15	V 0.0	P8 <sub>5</sub>	NMI				+			
16		P8 <sub>4</sub>	INT2	<del> </del>						
7		P8 <sub>3</sub>	INT1	1						
18		P8 <sub>2</sub>	INTO	<del> </del>	1					
19		P8 <sub>1</sub>	11110	TA4IN		1				
20		-		TA40UT						
21		P8 <sub>0</sub>		TA3IN	CTS3/RTS3	SS3			LED7	
		P7 <sub>7</sub>					CLICA			
22		P7 <sub>6</sub>	-	TA3out	CLK3	SCK3	CLK3		LED6	
23		P7 <sub>5</sub>		TA2IN	RxD3	STxD3	SCL3		LED5	
24		P7 <sub>4</sub>	-	TA2out	TxD3	SRxD3	SDA3		LED4	
25		P7 <sub>3</sub>		TA1IN	CTS2/RTS2	SS2	21112		LED3	
26		P7 <sub>2</sub>		TA1out	CLK2	SCK2	CLK2		LED2	
27		P7 <sub>1</sub>		TA0IN	RxD2	STxD2	SCL2		LED1	
28		P7 <sub>0</sub>		TA0out	TxD2	SRxD2	SDA2		LED0	
29		P6 <sub>7</sub>			TxD1	SRxD1	SDA1	XMT1		
30		P6 <sub>6</sub>			RxD1	STxD1	SCL1	RX1		
31		P6 <sub>5</sub>			CLK1	SCK1	CLK1	SCK1		
32		P6 <sub>4</sub>			CTS1/RTS1	SS1		WS1		
33		P6 <sub>3</sub>			TxD0	SRxD0	SDA0	XMT <sub>0</sub>		
34		P6 <sub>2</sub>			RxD0	STxD0	SCL0	RX0		
35		P6 <sub>1</sub>			CLK0	SCK0	CLK0	SCK0		
36		P6 <sub>0</sub>			CTS0/RTS0	SS0		WS0		
37		P5 <sub>7</sub>								RDY
38		P5 <sub>6</sub>								ALE
39		P5 <sub>5</sub>								HOLD
10		P5 <sub>4</sub>								HLDA
<b>1</b> 1		P5 <sub>3</sub>								BCLK
12		P5 <sub>2</sub>								RD
13		P5 <sub>1</sub>								WRH/BHE
14		P5 <sub>0</sub>								WRL/WR
15		P4 <sub>7</sub>								CS3
16		P4 <sub>6</sub>		1						CS2
17		P4 <sub>5</sub>			1	1	1			CS1
18		P4 <sub>4</sub>			1					CS0
19		P4 <sub>3</sub>			1					A19
50		P4 <sub>2</sub>			1					A18
51		P4 <sub>1</sub>	<del> </del>		1	1	1	+		A17

Table 1.2 Pin cross reference

Pin No.	Control	Port	Interrupt	Timer	UART/ USB	SPI	I <sup>2</sup> C	Serial Sound Interface	Analog/ Other	Bus Control
52		P4 <sub>0</sub>								A <sub>16</sub>
53		P3 <sub>7</sub>								A <sub>15</sub>
54		P3 <sub>6</sub>								A <sub>14</sub>
55		P3 <sub>5</sub>								A <sub>13</sub>
56		P3 <sub>4</sub>								A <sub>12</sub>
57		P3 <sub>3</sub>								A <sub>11</sub>
58		P3 <sub>2</sub>								A <sub>10</sub>
59		P3 <sub>1</sub>								A <sub>9</sub>
60	Vcc									
61		P3 <sub>0</sub>								A <sub>8</sub>
62	Vss									
63		P2 <sub>7</sub>								A <sub>7</sub>
64		P2 <sub>6</sub>								A <sub>6</sub>
65		P2 <sub>5</sub>								A <sub>5</sub>
66		P2 <sub>4</sub>								A <sub>4</sub>
67		P2 <sub>3</sub>								$A_3$
68		P2 <sub>2</sub>								A <sub>2</sub>
69		P2 <sub>1</sub>								A <sub>1</sub>
70		P2 <sub>0</sub>								A <sub>0</sub>
71		P1 <sub>7</sub>								D <sub>15</sub>
72		P1 <sub>6</sub>								D <sub>14</sub>
73		P1 <sub>5</sub>								D <sub>13</sub>
74		P1 <sub>4</sub>								D <sub>12</sub>
75		P1 <sub>3</sub>								D <sub>11</sub>
76		P1 <sub>2</sub>							AND_OE	D <sub>10</sub>
77		P1 <sub>1</sub>							AND_WE	D <sub>9</sub>
78		P1 <sub>0</sub>							AND_SC	D <sub>8</sub>
79		P0 <sub>7</sub>							AND_DATA7	
80		P0 <sub>6</sub>							AND_DATA6	
81		P0 <sub>5</sub>							AND_DATA5	ļ <u>"</u>
82		P0 <sub>4</sub>							AND_DATA4	ļ
83		P0 <sub>3</sub>							AND_DATA3	
84		P0 <sub>2</sub>							AND_DATA2	-
85		P0 <sub>1</sub>							AND_DATA1	
86		P0 <sub>0</sub>							AND_DATA0	
87		P10 <sub>7</sub>	KI <sub>7</sub>						AN <sub>7</sub>	0
88		P10 <sub>6</sub>	KI <sub>6</sub>						AN <sub>6</sub>	
89		P10 <sub>5</sub>	KI <sub>5</sub>					†	AN <sub>5</sub>	
90		P10 <sub>4</sub>	KI <sub>4</sub>					1	AN <sub>4</sub>	
91		P10 <sub>3</sub>	KI <sub>3</sub>					+	AN <sub>3</sub>	
92		P10 <sub>2</sub>	KI <sub>2</sub>					+	AN <sub>2</sub>	
93		P10 <sub>2</sub>	KI <sub>2</sub>						AN <sub>1</sub>	
94	AVss	1 101	137						7 11 17	
95	LPF							+		
96								1	V <sub>REF</sub>	
97	AVcc								IXLI*	
98		P10 <sub>0</sub>	ΚΙ <sub>0</sub>						AN <sub>0</sub>	
99		P9 <sub>3</sub>							AD <sub>TRG</sub>	
100		P9 <sub>2</sub>			SOF			†	1110	

Table 1.3 Pin description

Port	Function	Pin Name	I/O	Description
	Power supply input	Vcc		3.0 to 3.6V
		Vss		0V
	CPU mode switch	CNVss	I	Connect to Vss: single-chip or memory expansion mode Connect to Vcc: Microprocessor mode only
	External data bus width select input	BYTE	I	Selects external memory data bus width. Connect to Vss: 16-bit. Connect to Vcc: 8-bit.
	Reset input	RESET	- 1	"L" resets the microcomputer.
	Clock input	Xin	- 1	These pins support the main clock generating circuit. Connect a crystal betwee
	Clock output	Хоит	0	the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leav the XOUT pin open.
	Analog power supply input	AVcc		Connect to Vcc.
		AVss		Connect to Vss.
	Reference voltage input	VREF	1	This is a reference voltage for A/D converter.
	Low pass filter	LPF	0	Loop filter for the frequency synthesizer circuit.
	USB power supply input	UVcc		Power pin for USB
	Vbus detect	VbusDTCT	- 1	Detects USB host power
	USB D+	USB D+	I/O	USB D+ voltage line interface
	USB D-	USB D-	I/O	USB D- voltage line interface
P0	I/O port	P0 <sub>0</sub> to P0 <sub>7</sub>	I/O	This is an 8-bit CMOS I/O port. The input/output port direction register allows each pin to be set individually. When used for input, the port can be set to include internal pull-up resistors in 4-pin blocks.
	Data bus	D <sub>0</sub> to D <sub>7</sub>	I/O	These pins input and output 8 low-order data bits when set as a separate bus.
	AND Flash control	AND_DATA0 to 7	I/O	Data pins for communicating with AND type flash memory devices
P1	I/O port	P1 <sub>0</sub> to P1 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
	Data bus	D <sub>8</sub> to D <sub>15</sub>	I/O	These pins input and output 8 high-order data bits when set as a separate bus.
	AND Flash control	AND_SC AND_WE AND_OE	0	Control signal pins for communicating with AND type flash memory devices
P2	I/O port	P2 <sub>0</sub> to P2 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
	Address bus	A <sub>0</sub> to A <sub>7</sub>	0	These pins output 8 low-order address bits.
P3	I/O port	P3 <sub>0</sub> to P3 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
	Address bus	A <sub>8</sub> to A <sub>15</sub>	0	These pins output 8 middle-order address bits.
P4	I/O port	P4 <sub>0</sub> to P4 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
	Address bus	A <sub>16</sub> to A <sub>19</sub>	0	These pins output 4 high-order address bits.
	Chip select	CS0 to CS3	0	P4 <sub>4</sub> to P4 <sub>7</sub> are chip select output pins that specify access areas.
P5	I/O port	P5 <sub>0</sub> to P5 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
FJ	Bus control	WRL/WR	0	Ouput WRL, WRH (WR, BHE), and RD bus control signals. Using WRL and
		WRH/BHE	0	WRH or WR and BHE can be switched using software control.
		RD	0	WRL, WRH, and RD selected.  With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L", and to the odd addresses when the WRH signal is "L". Data is read when RD is "L".  WR, BHE, and RD selected.  Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus
		BCLK	0	Output operation clock for the CPU.
		HOLD	1	While the HOLD pin input is "L", the MCU is placed in the Hold state.
		HLDA	0	The HLDA pin output is "L" while the MCU is in the hold state.
		ALE	0	The ALE pin can be used to latch the address.
		RDY	- 1	While the RDY pin input is "L", the MCU is in the ready state.

# Table 1.3 Pin description

Port	Function	Pin Name	I/O	Description
P6	I/O port	P6 <sub>0</sub> to P6 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
	UART/SSI	CTS/RTS/SS/WS CLK/SCK RxD/SCL/STxD/RX TxD/SDA/SRxD/XMT	I/O	$P6_0$ to $P6_3$ are I/O ports for UART0. $P6_4$ to $P6_7$ are I/O ports for UART1. These pins can be used for Serial Sound Interface, I <sup>2</sup> C and SPI communication.
P7	I/O port	P7 <sub>0</sub> to P7 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0. $P7_0$ and $P7_1$ are N-channel open drain output.
	Timer A	TAIN	1	P7 <sub>0</sub> to P7 <sub>7</sub> are I/O ports for Timer A0 to A3.
		TAout	0	
	UART	CTS/RTS/SS/WS CLK/SCK RxD/SCL/STxD TxD/SDA/SRxD	I/O	P7 <sub>0</sub> to P7 <sub>3</sub> are I/O ports for UART2. P7 <sub>4</sub> to P7 <sub>7</sub> are I/O ports for UART3. These pins can be used for I <sup>2</sup> C and SPI communication.
	LED drive	LED <sub>0</sub> to LED <sub>7</sub>	0	These pins are capable of sinking 20mA for driving LEDs.
P8	I/O port	P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub>	I/O	This is a 7-bit I/O port equivalent to P0.
	External interrupt input	INT0 to INT2	I	P82 to P84 are external interrupt input ports.
	Input	P8 <sub>5</sub> /NMI	I	Input port for NMI interrupt.
	Sub-Clock	XCIN, XCOUT	I, O	P8 <sub>6</sub> and P8 <sub>7</sub> , connect an oscillator between these pins for sub-clock generation.
P9	I/O port	P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub>	I/O	This is a 3-bit I/O port equivalent to P0.
	A/D	AD <sub>TRG</sub>	I	P9 <sub>3</sub> is an A/D trigger input port.
	USB-ATTACH	ATTACH	0	P9 <sub>0</sub> can be used to attach or detach from the USB host without disconnecting the USB cable.
	USB SOF	SOF	0	P92 is an output for the USB start of frame signal pulse.
P10	I/O port	P10 <sub>0</sub> to P10 <sub>7</sub>	I/O	This is an 8-bit I/O port equivalent to P0.
	Key-input interrupt	KI <sub>0</sub> to KI <sub>7</sub>	I	P10 <sub>0</sub> to P10 <sub>7</sub> are key-input interrupt ports.
	Analog input	AN <sub>0</sub> to AN <sub>7</sub>	- 1	P10 <sub>0</sub> to P10 <sub>7</sub> are analog input ports for A/D converter.

Renesas plans to release the following products in the M30245 group:

- (1) Support for Flash memory version and mask ROM versions
- (2) ROM capacity: 128 or 64 Kbytes
- (3) Package: 100P6Q-A Plastic molded LQFP

Figure 1.3 shows the type number, memory size and package for the M30245 group. Table 1.4 lists the package number, type, ROM and RAM capacity for the M30245 group.




Figure 1.3. Type number, memory size, and package

Table 1.4. Package number, type, ROM and RAM capacity for M30245 group

Туре	ROM Capacity	RAM Capacity	Package Type	Remarks
M30245FCGP	128K bytes	10K bytes	PLQP0100KB-A	Flash Memory Version
M30245MC-XXXGP	128K bytes	10K bytes	PLQP0100KB-A	Mask ROM Version
M30245M8-XXXGP	64K bytes	5K bytes	PLQP0100KB-A	Mask ROM Version

#### **USB Overview**

The M30245 group is a single-chip PC peripheral microcontroller that is compliant with the Universal Serial Bus (USB) Version 2.0 specification for full-speed USB operation (12Mbps). This device provides an interface between a USB-equipped host computer and PC peripherals such as telephones, audio systems, and digital cameras. The M30245 architectural overview is shown in Figure 1.4.

The USB function control unit of the M30245 group supports full-speed operation and all four data transfer types listed in the USB specification. Each transfer type is used for controlling a different set of PC peripherals.

- **Isochronous transfers** provide guaranteed bus access, a constant data rate, and error tolerance for devices such as computer-telephone integration (CTI) and audio systems.
- Interrupt transfers are designed to support human input devices (HID) that communicate small amounts of data infrequently.
- Bulk transfers are necessary for devices such as digital cameras and scanners that communicate large amounts of data to the PC as bus bandwidth becomes free.
- **Control transfers** are supported and are useful for bursty, host-initiated type communication where bus management is the primary concern.




Figure 1.4. M30245 architectural overview

# **Functional Block Operation**

The M30245 group contains many functional blocks in a single chip. These blocks include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral blocks such as Timer A, serial I/O, DMAC, CRC calculation circuit, A/D converter, and I/O ports.

## Memory

Figure 1.5 is a memory map of the M30245 group. The address space extends the 1M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30245MC-XXXGP, there is 128K bytes of internal ROM from E000016 to FFFFF16. The vector table for fixed interrupts such as the reset and  $\overline{\text{NMI}}$  are mapped to FFFDC16 to FFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M30245MC-XXXGP, 10K bytes of internal RAM is mapped to the space from 0040016 to 02BFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A/D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.

In memory expansion mode and microprocessor mode, some memory areas are reserved and cannot be used. For example, in the M30245MC-XXXGP, the following areas cannot be used.

- The space between 02C0016 and 03FFF16 (Memory expansion and microprocessor modes)
- The space between D000016 and E000016 (Memory expansion mode)




Figure 1.5. Memory map

M30245 Group Central Processing Unit

## **Central Processing Unit**

The CPU has a total of 13 registers shown in Figure 1.6. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.6. Central processing unit register

# Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

# Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

## Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.



M30245 Group Central Processing Unit

#### Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

### Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

#### Stack pointer (USP/ISP)

The stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

The desired type of stack pointer (USP or ISP) can be selected by the stack pointer select flag (U flag). This flag is located at bit 7 of the flag register (FLG).

#### Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

#### Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.7 shows the flag register (FLG). The following explains the function of each flag:

#### • Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

#### • Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

## • Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

#### • Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

#### • Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

# • Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

#### • Bit 6: Interrupt enable flag (I flag)

This flag enables all maskable interrupts.

Interrupts are disabled when this flag is "0", and are enabled when this flag is "1". This flag is cleared to "0" when an interrupt is acknowledged.



M30245 Group Central Processing Unit

#### • Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

#### • Bits 8 to 11: Reserved area

## • Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

#### • Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.7. Flag register

M30245 Group Reset

#### Reset

There are two kinds of resets: software and hardware. In both cases, operation is the same after the reset.

#### **Software Reset**

Writing a "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset with the following exceptions:

- The contents of internal RAM are preserved in a software reset.
- The contents of all USB and PLL SFR values are preserved in a software reset.
- For bit 0 and 1 of processor mode register 0 (address 000416), and bit 1 of pull-up control register 1 (address 03FD16), the value after software reset will be different from the value after hardware reset.

When performing a software reset, select the main clock for the CPU clock source, and set the PM03 bit to "1" only when the main clock is stabilized.

#### Hardware reset

When the supply voltage is in the range where operation is guaranteed, a reset is executed by holding the reset pin to "L" level (0.2VCC max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while the main clock is stable, the device exits reset and the program execution resumes from the address in the reset vector table.

Figure 1.8 shows an example reset circuit. Figure 1.9 shows the reset sequence.




Figure 1.8. Reset circuit

#### I/O Status during Reset

When the RESET pin level is "L", all ports change to input mode (floating) Table 1.5 shows the status of the other pins while the RESET pin level is "L".

M30245 Group Reset




Figure 1.9. Reset sequence

Table 1.5. Pin status when RESET pin level is "L"

	Status						
Pin name	CNVss=Vss	CNVss=	Vcc				
	CNVSS=VSS	BYTE=Vss	BYTE=Vcc				
P <sub>0</sub>	Input port (floating)	Data input (floating)	Data input (floating)				
P <sub>1</sub>	Input port (floating)	Data input (floating)	Input port (floating)				
P <sub>2</sub> ,P <sub>3</sub> , P4 <sub>0</sub> to P4 <sub>3</sub>	Input port (floating)	Address output (undefined)	Address output (undefined)				
P4 <sub>4</sub>	Input port (floating)	CS0 output ("H" level is output)	CS0 output ("H" level is output)				
P4 <sub>5</sub> to P4 <sub>7</sub>	Input port (floating)	Input port (floating) (pull-up resistor is on)	Input port (floating) (pull-up resistor is on)				
P5 <sub>0</sub>	Input port (floating)	WR output ("H" level is output)	WR output ("H" level is output)				
P5 <sub>1</sub>	Input port (floating)	BHE output (undefined)	BHE output (undefined)				
P5 <sub>2</sub>	Input port (floating)	RD output ("H" level is output)	RD output ("H" level is output)				
P5 <sub>3</sub>	Input port (floating)	BCLK output	BCLK output				
P5 <sub>4</sub>	Input port (floating)	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)				
P5 <sub>5</sub>	Input port (floating)	HOLD input (floating)	HOLD input (floating)				
P5 <sub>6</sub>	Input port (floating)	ALE output ("L" level is output)	ALE output ("L" level is output)				
P5 <sub>7</sub>	Input port (floating)	RDY input (floating)	RDY input (floating)				
P6, P7, P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9, P10	Input port (floating)	Input port (floating)	Input port (floating)				

# **Special Function Registers**

Tables 1.6 to 1.13 show the peripheral control registers, their addresses, names, acronyms, and values after reset.

Table 1.6. SFR Map (1)




Table 1.7. SFR Map (2)




Table 1.8. SFR Map (3)

Address	Register name	Acronym	Value after reset
0280 <sub>16</sub>	USB address register	USBA	0000 <sub>16</sub>
0281 <sub>16</sub> 0282 <sub>16</sub>	USB power management register	USBPM	000016
0283 <sub>16</sub> 0284 <sub>16</sub>	OSB power management register	OSBFIN	000016
0285 <sub>16</sub>	USB interrupt status register	USBIS	0000 <sub>16</sub>
0286 <sub>16</sub> 0287 <sub>16</sub>	USB interrupt clear register	USBIC	0000 <sub>16</sub>
0288 <sub>16</sub> 0289 <sub>16</sub>	USB interrupt enable register	USBIE	01FF <sub>16</sub>
028A <sub>16</sub> 028B <sub>16</sub>	USB frame number register	USBFN	0000 <sub>16</sub>
028C <sub>16</sub> 028D <sub>16</sub>	USB ISO control register	USBISOC	0000 <sub>16</sub>
028E <sub>16</sub> 028F <sub>16</sub>	USB endpoint enable register	USBEPEN	0000 <sub>16</sub>
0290 <sub>16</sub> 0291 <sub>16</sub>	USB DMA0 request register	USBDMA0	0000 <sub>16</sub>
0292 <sub>16</sub> 0293 <sub>16</sub>	USB DMA1 request register	USBDMA1	0000 <sub>16</sub>
0294 <sub>16</sub> 0295 <sub>16</sub>	USB DMA2 request register	USBDMA2	0000 <sub>16</sub>
0296 <sub>16</sub> 0297 <sub>16</sub>	USB DMA3 request register	USBDMA3	0000 <sub>16</sub>
0298 <sub>16</sub> 0299 <sub>16</sub>	USB EP0 control/status register	EP0CS	2000 <sub>16</sub>
029A <sub>16</sub> 029B <sub>16</sub>	USB EP0 max packet size register	EP0MP	0008 <sub>16</sub>
029C <sub>16</sub> 029D <sub>16</sub>	USB EP0 write count register	EP0WC	0000 <sub>16</sub>
029E <sub>16</sub> 029F <sub>16</sub>	USB EP1 IN control/status register	EP1ICS	0003 <sub>16</sub>
02A0 <sub>16</sub> 02A1 <sub>16</sub>	USB EP1 IN max packet size register	EP1IMP	0000 <sub>16</sub>
02A2 <sub>16</sub> 02A3 <sub>16</sub>	USB EP1 IN FIFO configuration register	EP1IFC	0000 <sub>16</sub>
02A4 <sub>16</sub> 02A5 <sub>16</sub>	USB EP2 IN control/status register	EP2ICS	0003 <sub>16</sub>
02A6 <sub>16</sub> 02A7 <sub>16</sub>	USB EP2 IN max packet size register	EP2IMP	0000 <sub>16</sub>
02A8 <sub>16</sub> 02A9 <sub>16</sub>	USB EP2 IN FIFO configuration register	EP2IFC	0000 <sub>16</sub>
02AA <sub>16</sub> 02AB <sub>16</sub>	USB EP3 IN control/status register	EP3ICS	0003 <sub>16</sub>
02AC <sub>16</sub> 02AD <sub>16</sub>	USB EP3 IN max packet size register	EP3IMP	0000 <sub>16</sub>
02AE <sub>16</sub> 02AF <sub>16</sub>	USB EP3 IN FIFO configuration register	EP3IFC	0000 <sub>16</sub>
02B0 <sub>16</sub> 02B1 <sub>16</sub>	USB EP4 IN control/status register	EP4ICS	0003 <sub>16</sub>
02B2 <sub>16</sub> 02B3 <sub>16</sub>	USB EP4 IN max packet size register	EP4IMP	0000 <sub>16</sub>
02B4 <sub>16</sub> 02B5 <sub>16</sub>	USB EP4 IN FIFO configuration register	EP4IFC	0000 <sub>16</sub>
02B6 <sub>16</sub> 02B7 <sub>16</sub>	USB EP1 OUT control/status register	EP10CS	0000 <sub>16</sub>
02B8 <sub>16</sub> 02B9 <sub>16</sub>	USB EP1 OUT max packet size register	EP10MP	0000 <sub>16</sub>
02BA <sub>16</sub> 02BB <sub>16</sub>	USB EP1 OUT write count register	EP1WC	0000 <sub>16</sub>
02BC <sub>16</sub> 02BD <sub>16</sub>	USB EP1 OUT FIFO configuration register	EP10FC	0000 <sub>16</sub>
02BE <sub>16</sub> 02BF <sub>16</sub>	USB EP2 OUT control /status register	EP2OCS	0000 <sub>16</sub>

Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.

Table 1.9. SFR Map (4)

0CCO16 0CC118 0CC214 0CC214 0CC314 0CC314 0CC314 0CC314 0CC316	Address	Register name	Acronym	Value after reset	
00CC316 00CC316	02C0 <sub>16</sub> 02C1 <sub>16</sub>	USB EP2 OUT max packet size register	EP2OMP	0000 <sub>16</sub>	
0205-16 0205-1	02C2 <sub>16</sub> 02C3 <sub>16</sub>	USB EP2 OUT Write count register	EP2WC	0000 <sub>16</sub>	
0207-16   0208-16   0209	02C5 <sub>16</sub>	USB EP2 OUT FIFO conliguration register	EP2OFC	0000 <sub>16</sub>	
02C9 <sub>16</sub> 02CA <sub>16</sub> 02CB <sub>16</sub> 02CD <sub>16</sub> 02CD <sub>16</sub> 02CD <sub>16</sub> 02CD <sub>16</sub> 02CD <sub>16</sub> 02CE <sub>16</sub> 02D0 <sub>16</sub> 02D	02C7 <sub>16</sub>	USB EP3 OUT control/status register	EP3OCS	0000 <sub>16</sub>	
O2CB-16   O2CB	02C9 <sub>16</sub>	USB EP3 OUT max packet size register	EP3OMP	0000 <sub>16</sub>	
02CD-16 02CD-16 02CD-16 02CD-16 02CD-16 02DD-16 02DD-1	02CB <sub>16</sub>	USB EP3 OUT write count register	EP3WC	0000 <sub>16</sub>	
USB EP4 OUT max packet size register   EP4OUS   D00016	02CD <sub>16</sub>	03B EF3 001 FIFO conliguration register	EP3OFC	0000 <sub>16</sub>	
SUB EP4 OUT write count register	02CF <sub>16</sub>	USB EP4 OUT control/status register	EP4OCS	0000 <sub>16</sub>	
OZD3+6   OZD4+6   OZD4+6   OZD6+6   O	02D1 <sub>16</sub>	03B EF4 001 max packet size register	EP4OMP	0000 <sub>16</sub>	
02D5-16	02D3 <sub>16</sub>	USB EP4 OUT Write count register	EP4WC	0000 <sub>16</sub>	
02D746 02D846 02D846 02D946 02DA46 02DB46 02DB466 02DB466 02DB466 02DB466 02DB466 02DB466 02DB4666 02DB4666 02DB4666 02DB4666 02DB46666 02DB46	02D5 <sub>16</sub>	USB EP4 OUT FIFO configuration register	EP4OFC	0000 <sub>16</sub>	
020916   020916   020916   038 reserved   020916   038 reserved   020916   038 reserved   030916   038 reserved   038					
02D416		USB reserved			
02DA <sub>16</sub> 02DB <sub>16</sub> 02DC <sub>16</sub> 02DC <sub>16</sub> 02DD <sub>16</sub> 02DE <sub>16</sub> 02DE <sub>16</sub> 02DE <sub>16</sub> 02DE <sub>16</sub> 02DE <sub>16</sub> 02DE <sub>16</sub> 02E			1		
02DC16 02D16 02D16 02D16 02D16 02E16 02E16 02E16 02E16 02E16 02E216 02E316 02E416 02E416 02E416 02E416 02E416 02E816 02E8	02DA <sub>16</sub>	USB reserved	1		_
02DC16 02D16 02D16 02D16 02D16 02E16 02E16 02E16 02E16 02E16 02E216 02E316 02E416 02E416 02E416 02E416 02E416 02E816 02E8	02DB <sub>16</sub>	USB reserved			_
02DD16 02DE16 02DF16 02E116 02E216 02E216 02E216 02E216 02E216 02E2516 02E2516 02E2516 02E2516 02E2516 02E2516 02E2716 02E2716 02E2816 02E2816 02E2816 02E2816 02E2616			-		
02DE-16 02DF-16 02DF-16 02E-16					
02DF 16 02E0 16 02E1 16 02E2 1					
02E016 02E116 02E216 02E316 02E316 02E416 02E516 02E516 02E516 02E516 02E516 02E616 02E716 02E816 02E916 02E816 02E916 02E816 02E916 02ED16 02ED16 02ED16 02ED16 02ED16 02ED16 02EF16 02EF16 02EF16 02EF16 02FD16 02F16 02F716 02F316 02F	02DE <sub>16</sub>	USB reserved			
02E016 02E116 02E216 02E316 02E316 02E416 02E516 02E516 02E516 02E516 02E516 02E616 02E716 02E816 02E916 02E816 02E916 02E816 02E916 02ED16 02ED16 02ED16 02ED16 02ED16 02ED16 02EF16 02EF16 02EF16 02EF16 02FD16 02F16 02F716 02F316 02F	02DF <sub>16</sub>	USB reserved	1		
02E2 <sub>16</sub> 02E3 <sub>16</sub> 02E4 <sub>16</sub> 02E5 <sub>16</sub> 02E5 <sub>16</sub> 02E6 <sub>16</sub> 02E7 <sub>16</sub> 02E7 <sub>16</sub> 02E8 <sub>16</sub> 02E8 <sub>16</sub> 02E8 <sub>16</sub> 02E8 <sub>16</sub> 02E8 <sub>16</sub> 02EB <sub>16</sub> 02E	02E0 <sub>16</sub>		EP0I		
02E4 <sub>16</sub> 02E5 <sub>16</sub> 02E6 <sub>16</sub> 02E7 <sub>16</sub> 02E8 <sub>16</sub> 02E8 <sub>16</sub> 02E9 <sub>16</sub> 02EA <sub>16</sub> 02ED	02E2 <sub>16</sub>	USB EP0 OUT FIFO	EP0O		
02E6 <sub>16</sub> 02E7 <sub>16</sub> 02E8 <sub>16</sub> 02E9 <sub>16</sub> 02EA <sub>16</sub> 02EB <sub>16</sub> 02ED <sub>16</sub> 02EC <sub>16</sub> 02E	02E4 <sub>16</sub>		EP1I		
02E8 <sub>16</sub> 02E9 <sub>16</sub> 02EA <sub>16</sub> 02EB <sub>16</sub> 02EC <sub>16</sub> 02EC <sub>16</sub> 02ED <sub>16</sub> 02EF <sub>16</sub> 02EF <sub>16</sub> 02F <sub>16</sub>	02E6 <sub>16</sub>	USB EP1 OUT FIFO	EP10		
02EA <sub>16</sub> 02EB <sub>16</sub> 02EC <sub>16</sub> 02EC <sub>16</sub> 02ED <sub>16</sub> 02EE <sub>16</sub> 02EE <sub>16</sub> 02EF <sub>16</sub> 02F1 <sub>16</sub> 02F1 <sub>16</sub> 02F2 <sub>16</sub> 02F3 <sub>16</sub>	02E8 <sub>16</sub>	USB EP2 IN FIFO	EP2I		
02EC <sub>16</sub> 02ED <sub>16</sub> 02EE <sub>16</sub> 02EF <sub>16</sub> 02FO <sub>16</sub>	02EA <sub>16</sub>	USB EP2 OUT FIFO	EP2O		
02EE <sub>16</sub> 02F7 <sub>16</sub> 02F7 <sub>16</sub> 02F3 <sub>16</sub> 02F3 <sub>16</sub> 02F3 <sub>16</sub> 02F3 <sub>16</sub> 02F3 <sub>16</sub> 02F4 <sub>16</sub> 02F5 <sub>16</sub> 02F6 <sub>16</sub> 02F7 <sub>16</sub> 02F7 <sub>16</sub> 02F7 <sub>16</sub> 02F7 <sub>16</sub> 02F7 <sub>16</sub> 02F8 <sub>16</sub>	02EC <sub>16</sub>	USB EP3 IN FIFO	EP3I		
02F0 <sub>16</sub> 02F1 <sub>16</sub> 02F2 <sub>16</sub> 02F3 <sub>16</sub> 02F4 <sub>16</sub> 02F5 <sub>16</sub> 02F6 <sub>16</sub> 02F7 <sub>16</sub> 02F8 <sub>16</sub> 02F9 <sub>16</sub> 02F9 <sub>16</sub> 02F9 <sub>16</sub> 02F9 <sub>16</sub> 02F9 <sub>16</sub> 02F0 <sub>16</sub> 02F0 <sub>16</sub> 02FO <sub>16</sub> 02FO <sub>16</sub>	02EE <sub>16</sub>	USB EP3 OUT FIFO	EP3O		
02F2 <sub>16</sub> 02F3 <sub>16</sub> 02F4 <sub>16</sub> 02F5 <sub>16</sub> 02F6 <sub>16</sub> 02F7 <sub>16</sub> 02F8 <sub>16</sub> 02F8 <sub>16</sub> 02F9 <sub>16</sub> 02F8 <sub>16</sub> 02FR <sub>16</sub>	02F0 <sub>16</sub>	USB EP4 IN FIFO	EP4I		
02F4 <sub>16</sub> 02F5 <sub>16</sub> 02F6 <sub>16</sub> 02F7 <sub>16</sub> 02F8 <sub>16</sub> 02F9 <sub>16</sub> 02F9 <sub>16</sub> 02FB <sub>16</sub> 02FB <sub>16</sub> 02FB <sub>16</sub> 02FB <sub>16</sub> 02FD <sub>16</sub>	02F2 <sub>16</sub>	USB EP4 OUT FIFO	EP4O		
02F6 <sub>16</sub> 02F7 <sub>16</sub> 02F8 <sub>16</sub> 02F9 <sub>16</sub> 02F8 <sub>16</sub> 02F8 <sub>16</sub> 02F8 <sub>16</sub> 02F8 <sub>16</sub> 02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>	02F4 <sub>16</sub>				_
02F7 <sub>16</sub> 02F8 <sub>16</sub> 02F9 <sub>16</sub> 02FA <sub>16</sub> 02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>			-	<del>                                     </del>	
02F8 <sub>16</sub> 02F9 <sub>16</sub> 02FA <sub>16</sub> 02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>					
02F8 <sub>16</sub> 02F9 <sub>16</sub> 02FA <sub>16</sub> 02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>	02F7 <sub>16</sub>	Flash memory control register 0 (Note 3)	FMR0	01 <sub>16</sub>	
02F9 <sub>16</sub> 02FA <sub>16</sub> 02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>		j , , , , , , , , , , , , , , , , , , ,	1		_
02FA <sub>16</sub> 02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>			1	<del>                                     </del>	
02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>			1		
02FB <sub>16</sub> 02FC <sub>16</sub> 02FD <sub>16</sub>	02FA <sub>16</sub>				
02FC <sub>16</sub> 02FD <sub>16</sub>			1		_
02FD <sub>16</sub>			1	<del>                                     </del>	
				ļ	
02EE Decembed			j		
∪∠┌⊏ <sub>16</sub>   Keservea	02FE <sub>16</sub>	Reserved			
02FF <sub>16</sub> Reserved			1		_

Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write. Note 3: This register exists only in the flash memory version.

Table 1.10. SFR Map (5)

Address	Register name	Acronym	Value after reset	
0300 <sub>16</sub> 0301 <sub>16</sub>				<del> </del>
0302 <sub>16</sub>				
0303 <sub>16</sub>				<del> </del>
0304 <sub>16</sub>				
0305 <sub>16</sub>				
0306 <sub>16</sub>				
0307 <sub>16</sub>				
0308 <sub>16</sub>				
0309 <sub>16</sub>				
030A <sub>16</sub>				
030B <sub>16</sub>				
030C <sub>16</sub>				
030D <sub>16</sub>				
030E <sub>16</sub>				
030F <sub>16</sub>				
0310 <sub>16</sub>	Serial Sound Interface 0 mode register 0	SSI0MR0	00 <sub>16</sub>	
0311 <sub>16</sub>	Serial Sound Interface 0 mode register 1	SSI0MR1	00 <sub>16</sub>	
	Reserved			
0313 <sub>16</sub>	Reserved			
0314 <sub>16</sub>	Serial Sound Interface 0 transmit buffer register	SSI0TXB	0000 <sub>16</sub>	
0315 <sub>16</sub>			10	
0316 <sub>16</sub>	Serial Sound Interface 0 receive buffer register	SSI0RXB	0000 <sub>16</sub>	
0317 <sub>16</sub>				
0318 <sub>16</sub>	Serial Sound Interface 0 rate feedback register	SSI0RF	0000 <sub>16</sub>	
0319 <sub>16</sub>	Description			
031A <sub>16</sub>	Reserved Reserved			
031B <sub>16</sub> 031C <sub>16</sub>	Reserved			
031D <sub>16</sub>				<del> </del>
031E <sub>16</sub>				<del> </del>
031F <sub>16</sub>				
0320 <sub>16</sub>				
0321 <sub>16</sub>				
0322 <sub>16</sub>				
0323 <sub>16</sub>				
0324 <sub>16</sub>	UART3 special mode register 4	U3SMR4	00 <sub>16</sub>	
0325 <sub>16</sub>	UART3 special mode register 3	U3SMR3	00 <sub>16</sub>	
0326 <sub>16</sub>	UART3 special mode register 2	U3SMR2	00 <sub>16</sub>	
	UART3 special mode register	U3SMR	00 <sub>16</sub>	
0328 <sub>16</sub>	UART3 transmit / receive mode register	U3MR	00 <sub>16</sub>	
0329 <sub>16</sub>	UART3 bit rate generator	U3BRG		
032A <sub>16</sub>	LIADTO topo posit buffer an eleter	LISTR		
032B <sub>16</sub>	UART3 transmit buffer register	U3TB		
032C <sub>16</sub>	UART3 transmit / receive control register 0	U3C0	08 <sub>16</sub>	
	UART3 transmit / receive control register 1	U3C1	02 <sub>16</sub>	
032E <sub>16</sub>	UART3 receive buffer register	U3RB		
032F <sub>16</sub>	Onicio receive buller register	מאוטט		
0330 <sub>16</sub>				
0331 <sub>16</sub>				
0332 <sub>16</sub>				
0333 <sub>16</sub>				
	UART2 special mode register 4	U2SMR4	00 <sub>16</sub>	
· ·	UART2 special mode register 3	U2SMR3	00 <sub>16</sub>	
	UART2 special mode register 2	U2SMR2	00 <sub>16</sub>	
·	UART2 special mode register	U2SMR	00 <sub>16</sub>	
0338 <sub>16</sub>	UART2 transmit / receive mode register	U2MR	00 <sub>16</sub>	
0339 <sub>16</sub>	UART2 bit rate generator	U2BRG		
033A <sub>16</sub>	UART2 transmit buffer register	U2TB		
033B <sub>16</sub>				
033C <sub>16</sub>	UART2 transmit / receive control register 0	U2C0	08 <sub>16</sub>	
033D <sub>16</sub>	UART2 transmit / receive control register 1	U2C1	02 <sub>16</sub>	
		I	1	
033E <sub>16</sub> 033F <sub>16</sub>	UART2 receive buffer register	U2RB		

Table 1.11. SFR Map (6)




Table 1.12. SFR Map (7)





Table 1.13. SFR Map (8)



Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.

Note 3: For hardware reset, when Vcc is applied to the CNVss pin, it is 02<sub>16</sub> at reset. For a software reset, if bit 1 and bit 0 of the

processor mode register 0 (address 0004<sub>16</sub>) are [10<sub>2</sub>] or [11<sub>2</sub>], then it becomes 02<sub>16</sub> at a reset.

#### **Processor Modes**

One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, the memory map, and the access space differ according to the selected processor mode. Figure 1.10 shows the processor mode register 0 and 1.

#### Single-chip mode

In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. However, if microprocessor mode is set ("H" applied to the CNVss pin) when coming out of reset, the internal ROM cannot be accessed even if the CPU shifts to single-chip mode.

Ports P0 to P10 can be used as programmable I/O ports or I/O ports for the internal peripheral functions.

#### Memory expansion mode

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM). However, if microprocessor mode is set ("H" applied to CNVss pin) when coming out of a reset, the internal ROM cannot be accessed even if the CPU shifts to memory expansion mode.

In memory expansion mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.)

#### Microprocessor mode

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. However, the internal ROM area cannot be accessed.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details).

## **Setting Processor Modes**

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits t o "102".

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. However, the processor mode bits cannot be changed to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07-PM02 bits are rewritten. Also do not attempt to change to or from microprocessor mode within the program stored in the internal ROM area.

# • Applying Vss to CNVss pin


The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode bits in the Processor Mode register 0 (000416).


## Applying Vcc to CNVss pin

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 1.11 shows the applicable memory maps for each mode. Figure 1.12 shows the memory maps and chip-select areas in normal mode.







Note 1: Set bit 1 of the protect register (address 000A<sub>16</sub>) to "1" before writing new values to this register.

Figure 1.10. Processor mode register 0 and 1




Figure 1.11. Memory map of each processor mode




Figure 1.12. Memory maps and chip-select areas

# **Bus Settings**

The BYTE pin and bit 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 1.14 shows the factors used to change the bus settings.

Table 1.14. Switching bus settings

Bus setting	Swit ching f actor	
Switching external address bus width	b6 of processor mode register 0	
Switching external data bus width	BYTE pin	

## Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P4o to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P4o to P43 become part of the address bus.

### Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to "H" or to "L". When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are

both used for the data bus. A software wait can also be added.

Table 1.15. Pin functions for each processor mode

Processor mode	Single-chip mode	Memory expansion mode/microprocessor mode			
Data bus width BYTE pin level		8 bits BYTE = "H"	16 bits BYTE = "L"		
P0 <sub>0</sub> to P0 <sub>7</sub>	I/O port	Data bus	Data bus		
P1 <sub>0</sub> to P1 <sub>7</sub>	I/O port	I/O port	Data bus		
P2 <sub>0</sub>	I/O port	Address bus	Address bus		
P2 <sub>1</sub> to P2 <sub>7</sub>	I/O port	Address bus	Address bus		
P3 <sub>0</sub>	I/O port	Address bus	Address bus		
P3 <sub>1</sub> to P3 <sub>7</sub>	I/O port	Address bus	Address bus		
P4 <sub>0</sub> to P4 <sub>3</sub> (function select bit =1)	I/O port	I/O port	I/O port		
P4 <sub>0</sub> to P4 <sub>3</sub> (function select bit =0)	I/O port	Address bus	Address bus		
P4 <sub>4</sub> to P4 <sub>7</sub>	I/O port	CS (chip select) or programmable I/O port (Refer to "Bus control" for details)			
P5 <sub>0</sub> to P5 <sub>3</sub>	I/O port	Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR and BCLK (Refer to "Bus control" for details)			
P5 <sub>4</sub>	I/O port	HLDA	HLDA		
P5 <sub>5</sub>	I/O port	HOLD	HOLD		
P5 <sub>6</sub>	I/O port	ALE	ALE		
P5 <sub>7</sub>	I/O port	RDY	RDY		

#### **Bus Control**

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.

#### Address bus/data bus

The address bus consists of the 20 pins Ao to A19 for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports (D<sub>0</sub> to D<sub>7</sub>) function as the data bus. When BYTE is "L", the 16 ports (D<sub>0</sub> to D<sub>15</sub>) function as the data bus.

When a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

#### Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 000816) set each pin to function as an I/O port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P47 function as programmable I/O ports regardless of the value in the chip select control register.

In microprocessor mode, only CS0 outputs the chip select signal after reset. CS1 to CS3 function as input ports. Figure 1.13 shows the chip select control register.

The chip select signal can be used to split the external area into as many as four blocks. Table 1.16 shows the external memory areas specified using the chip select signal.




Figure 1.13. Chip-select control register

Table 1.16. External areas specified by the chip select signals

Processor	Chip-select signal				
mode	mode CS0		CS2	CS3	
Memory expansion mode	30000 <sub>16</sub> to CFFFF <sub>16</sub> (640 Kbytes)	28000 <sub>16</sub> to 2FFFF <sub>16</sub>	08000 <sub>16</sub> to 27FFF <sub>16</sub> (128 Kbytes)	04000 <sub>16</sub> to 07FFF <sub>16</sub> (16 Kbytes)	
Microprocessor mode	30000 <sub>16</sub> to FFFFF <sub>16</sub> (832 Kbytes)	(32 Kbytes)			

## Read/write signals

With a 16-bit data bus (BYTE pin ="L"), bit 2 of the processor mode register 0 (address 000416) selects the combinations of  $\overline{RD}$ ,  $\overline{BHE}$ , and  $\overline{WR}$  signals or  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals. (Set bit 2 of the processor mode register 0 (address 000416) to "0".) Tables 1.17 and 1.18 show the operation of these signals.

After a reset, the combination of  $\overline{RD}$ ,  $\overline{WRR}$ , and  $\overline{BHE}$  signals is automatically selected.

When switching to the  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set. Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

Table 1.17. Operation of RD, WRL, and WRH signals

Data bus width	RD	WRL	WRH	External data bus status
16-bit (BYTE = "L")	L	Н	Н	Read data
	Н	L	Н	Write 1 byte of data to even address
	Н	Н	L	Write 1 byte of data to odd address
	Н	L	L	Write data to both even and odd addresses

Table 1.18. Operation of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals

Data bus width	RD	WRL	BHE	A0	External data bus status	
	Н	L	L	Н	Write 1 byte of data to odd address	
	L	Н	L	Н	Read 1 byte of data from odd address	
16-bit	Н	L	Н	L	Write 1 byte of data to even address	
(BYTE = "L")	L	Н	Н	L	Read 1 byte of data from even address	
	Н	L	L	L	Write data from both even and odd addresses	
	L	Н	L	L	Read data from both even and odd addresses	
8-bit (BYTE = "H")	Н	L	Not used	H/L	Write 1 byte of data	
	L	Н	Not used	H/L	Read 1 byte of data	

#### The ALE signal

The ALE signal can be used by an external device to latch the address from the address bus. This signal indicates when the address on the bus is valid. Latch the address when the ALE signal falls.

## The RDY signal

RDY is a signal that facilitates access to an external device that requires long access time. As shown in Figure 1.14, if an "L" is input to the  $\overline{RDY}$  at the BCLK falling edge, the bus turns to the wait state. If an "H" is being input to the  $\overline{RDY}$  pin at the BCLK falling edge, the bus cancels the wait state. Table 1.19 shows the state of the microcomputer with the bus in the wait state. Figure 1.15 is an example of the  $\overline{RD}$  signal prolonged by the  $\overline{RDY}$  signal.

The  $\overline{RDY}$  signal is valid when accessing the external area during the bus cycle in which bits 4 to 7 of the chip select control register (address 000816) are set to "0". The  $\overline{RDY}$  signal is invalid when setting "1" to all bits 4 to 7 of the chip select control register (address 000816), but the  $\overline{RDY}$  pin should still be connected properly as it is when not used.

Table 1.19. Microcomputer status in ready state (Note)

Item	Status
Oscillation	On
R/W signal, <u>addre</u> ss bus, data bus, <del>CS</del> ALE signal, HLDA, programmable I/O ports	Maintain status when RDY signal received
Internal peripheral circuits	On

Note: The RDY signal cannot be received immediately before a software wait.




Figure 1.14. Example of RD signal extended by RDY signal

#### **HOLD signal**

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the HLDA pin as long as "L" is input to the HOLD pin. Table 1.20 shows the microcomputer status in the hold state.

Bus priorities listed in descending order are: HOLD, DMAC, and CPU.

Table 1.20. Microcomputer status in HOLD state

Item		Status	
Oscillation		On	
R/W signal, address bus, data bus, CS, BHE		Floating	
Programmable I/O ports	P0, P1, P2, P3, P4, P5	Floating	
	P6, P7, P8, P9, P10	Maintains status when hold signal is received	
HLDA		Output "L"	
Internal peripheral circuits		On (Watchdog timer is stopped)	
ALE signal		Undefined	

## External bus status when the internal area is accessed

Table 1.21 shows the external bus status when the internal area is accessed.

Table 1.21. External bus status when the internal area is accessed

Item		SFR accessed	Internal ROM/RAM accessed
Address bus		Address output	Maintain status before accessing address of external area
Data	When read	Floating	Floating
	When write	Output data	Undefined
RD, WR, WRL, WRH RD,		RD, WR, WRL, WRH output	Output "H"
BHE		BHE output	Maintain status before accessing status of external area
CS		Output "H"	Output "H"
ALE		Output "L"	Output "L"

# **BCLKoutput**

The user can choose to output BCLK on P53 by use of bit 7 of processor mode register 0 (000416) (Note). When set to "1", the output is left floating.

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

#### Software wait

A software wait of one to three BCLK cycles can be inserted by setting bits 4 to 7 of the chip select control register (address 000816) and the bits in the chip select expansion register (address 001B16).

Software waits can be set independently for each of the 4 chip select memory areas. Bits 4 to 7 of the chip select control register correspond to chip selects  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ . When one of these bits is set to "1", the read bus cycle is executed in one BCLK cycle and the write bus cycle is executed in two BCLK cycles. When set to "0", the read and write bus cycles are executed in two, three or four BCLK cycles, depending on the settings in the chip select expansion register. The bits in the chip select expansion register are only valid when the corresponding bit in the chip select control register is set to "0". When the bits in the chip select control register are set to "1", the corresponding bits in the chip select expansion register must be set to "002". The bits in the chip select control register and chip select expansion register default to "0" after the microcomputer has been reset.

When the user is using the  $\overline{RDY}$  signal, the relevant bit in the chip select control register's bits 4 to 7 must be set to "0".

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits.

Table 1.22 shows the software waits and bus cycles. Figures 1.15 and 1.16 show example bus timing when using software waits.

Table 1.22. Software waits and bus cycles

Area	CSxW	CSExW (Note 2)	Bus Cycles	
71100	(Note 1)		Read	Write
SFR	Invalid	Invalid	2 BCLK cycles	2 BCLK cycles
Internal ROM/RAM	Invalid	Invalid	1 BCLK cycle	1 BCLK cycle
External memory area	0	00	2 BCLK cycles	2 BCLK cycles
	0	01	3 BCLK cycles	3 BCLK cycles
	0	10	4 BCLK cycles	4 BCLK cycles
	0	11	Inhibited	Inhibited
	1	00	1 BCLK cycle	2 BCLK cycles

Note 1: When using the RDY signal, always set this bit to "0".

Note 2: Set the CSxW bit to 0 before setting these bits. Also, when setting the CSxW bit to 1, be sure to reset these bits to '002' first.




Figure 1.15. Typical bus timings using software wait (1)




Figure 1.16. Typical bus timings using software wait (2)

M30245 Group Processor Mode

### **Protection**

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.17 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616) and system clock control register 1 (address 000716) can only be changed when the respective bit in the protect register is set to "1". Setting the respective bits in the protect register to "0" will write protect these registers and not allow them to be changed.





Figure 1.17. Protect register


# **System Clock**

# **Clock-generating Circuit**

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units. Figure 1.18 shows the block diagram of the clock-generating circuit. Table 1.23 lists the main clock-generating circuits.

Table 1.23. Main clock-generating circuits





Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator.

When the oscillation drive capacity is set to low, check that oscillation is stable.




Figure 1.18. Block diagram of the clock-generating circuit

Figure 1.19 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.20 shows some examples of subclock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figure 1.19 and Figure 1.20 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.




Figure 1.19. Examples of main clock




Figure 1.20. Examples of sub-clock

### **Clock Control**

### Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, this clock is divided by 8 to produce the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the subclock, reduces the power dissipation.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

#### Subclock

The subclock is generated by the subclock oscillation circuit. No subclock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the subclock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the subclock oscillation has fully stabilized before switching.

After the oscillation of the subclock oscillation circuit has stabilized, the drive capacity of the subclock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the subclock oscillation circuit reduces the power dissipation. This bit changes to "1" when changing to stop mode and at a reset.

#### **BCLK**

The BCLK is the clock that drives the CPU, and is equal to fc or the clock that is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from the BCLK pin (P53) by use of the BCLK output disable bit (bit 7 at address 000416) in the memory expansion and the microprocessor modes.

The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

### Peripheral function clock (f1, f8, f32, f1SIO2, f8SIO2, f32SIO2, fAD)

The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

### fc32

This clock is derived by dividing the subclock by 32. It is used for the Timer A counts.

fc

This clock has the same frequency as the subclock. It is used for the BCLK and for the watchdog timer.

#### **fuse**

This clock provides a 48 MHz signal required for USB operation. It is derived from the Frequency Synthesizer circuit.



# System clock control registers

Figure 1.21 shows the system clock control registers 0 and 1.




Figure 1.21. Clock control registers 0 and 1

# **Stop Mode**

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2V.

Because the oscillation of BCLK, f1 to f32, f1SIO2 to f32SIO2, fc, fc32 and fAD stops in stop mode, peripheral functions such as the A/D converter and watchdog timer do not function. However, timer A operates, provided that the event counter mode is set to an external pulse, and UARTi (i = 0 to 3) functions provided an external clock is selected. Table 1.24 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first be enabled and the interrupt priority of any interrupts not used to cancel stop mode should be set to "0". The I flag must also be set prior to stopping for an interrupt to cancel it. When returning by an interrupt, that interrupt routine is executed. If only a hardware reset or an  $\overline{\text{NMI}}$  interrupt is used to cancel stop mode, change the priority level of all interrupts to "0", then change to stop mode.

After coming out of stop mode, it is recommended that four "NOP" instructions be executed to clear the instruction queue.

When changing from high-speed/medium speed mode to stop mode and at reset, the main clock division select bit 0 (bit 6 at 000616) is set to "1". When changing from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Table 1.24. Port status during stop mode

Pin	Memory expansion mode Microprocessor mode	Single-chip mode
Address bus, data bus, CS0 to CS3, BHE	Retains status before stop mode	
RD, WR, WRL, WRH	"H"	
HLDA, BCLK	"H"	
ALE	"H"	
Port	Retains status before stop mode	Retains status before stop mode

### **Wait Mode**

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. However, the peripherial function clock fc32 does not stop during wait mode and thus does not contribute to any power savings. When the MCU is running in low-speed or low power dissipiation mode, do not enter WAIT mode with this bit set to "1". Table 1.25 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, that interrupt must first be enabled and the interrupt priority levels of all other interrupts that are not used to cancel wait mode must be set to "0". When returning from an interrupt, the microcomputer restarts using as BCLK the clock that had been selected when the WAIT instruction was executed, and the program continues from the interrupt routine. If only a hardware reset or  $\overline{\text{NMI}}$  interrupt is used to cancel wait mode, change the priority level of all interrupts to "0", then shift to wait mode.

Table 1.25. Port status during wait mode

Pin	Memory expansion mode Microprocessor mode	Single-chip mode
Address bus, data bus, CS0 to CS3	Retains sta tus before wait mode	
RD, WR, BHE, WRL, WRH	"H"	
HLDA, BCLK	"H"	
ALE	"H"	
Port	Retains sta tus before wait mode	Retains status before wait mode

# **BCLK Status transition**

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.26 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

Table 1.26. System clock control registers 0 and 1 operating mode settings

CM17	CM16	CM07	CM06	CM05	CM04	BCLK operating mode
0	1	0	0	0	Invalid	Divide-by-2 mode
1	0	0	0	0	Invalid	Divide-by-4 mode
Invalid	Invalid	0	1	0	Invalid	Divide-by-8 mode
1	1	0	0	0	Invalid	Divide-by-16 mode
0	0	0	0	0	Invalid	No division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode

# • Divide by 2 mode

The main clock is divided by 2 to obtain the BCLK.

### • Divide by 4 mode

The main clock is divided by 4 to obtain the BCLK.

### Divide by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock oscillator must be stable. When going to low-speed or lower power consumption mode, make sure the subclock's oscillator is stable.

# • Divide by 16 mode

The main clock is divided by 16 to obtain the BCLK.

# No-division mode

The main clock is divided by 1 to obtain the BCLK.

# Low-speed mode

fc is used as the BCLK.

Note: Oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the subclock starts. Therefore, write the program to wait until this clock has stabilized after powering up and after returning from stop mode.

# Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note: Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the new count source's oscillator must first be stable. Allow some wait time in software for the oscillation to stabilize before switching the clock over.



M30245 Group Power Control

#### **Power control**

The following is a description of the three available power control modes. Figure 1.22 shows the state transition diagram for these modes.

### Normal operation mode

# • High-speed mode

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

# • Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

# Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

### Low power consumption mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the subclock selected as the count source.

## Wait mode

The CPU operation is stopped. The oscillators do not stop.

### Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. Of the three modes discusses, the stop mode is the most effective in decreasing power consumption.



M30245 Group Power Control




Figure 1.22. Power control mode state transition diagram

# Frequency synthesizer circuit

The frequency synthesizer circuit generates a 48MHz clock (fUSB) needed by the USB block and a clock fSYN that are a multiple of the external input reference clock f(XIN). A block diagram of the circuit is shown in Figure 1.23.




Figure 1.23. Frequency Synthesizer Circuit

The frequency synthesizer consists of a prescaler, frequency multiplier, a frequency divider, and five registers: FSP; FSM; FSC; FSD; and FSCCR. Clock f(XIN) is prescaled down using FSP to generate fPIN. fPIN is multiplied by FSM to generate an fVCO clock, which is then divided by FSD to produce the clock fSYN. The fVCO clock is optimized for 48 MHz operation and is buffered and sent out of the frequency synthesizer block as signal fUSB. This signal is used by the USB block.

The FSC0 bit in the FSC Control Register enables the frequency synthesizer block. When disabled (FSC0 = "0"), fvco is held at either a high or low state. When the frequency synthesizer control bit is active (FSC0 = "1"), a lock status (LS ="1") indicates that fsyn and fvco are the correct frequency. The LS and FSCO control bits in the FSC Control register are shown in Figure 1.24.

When using the frequency synthesizer, a low-pass filter must be connected to the LPF pin. Once the frequency synthesizer is enabled, a delay of 2-5ms is recommended before the output of the frequency synthesizer is used. This is done to allow the output to stabilize. It is also recommended that none of the registers be modified once the frequency synthesizer is enabled as it will cause the output to be temporarily (2-5ms) unstable.

The MCU clock source is selected via the Frequency Synthesizer Clock Control register (FSCCR). See Figure 1.25.

Note: None of the registers must be written to once the frequency synthesizer is enabled and used as the system clock source (FSCCR register, address 03DB16, bit '0' set to '1') because it will cause the output of the PLL to freeze. Switch system back to f(XIN) and disable before modifying PLL registers.




Figure 1.24. Frequency Synthesizer Control register (FSC)




Figure 1.25. Frequency Synthesizer Clock Control register (FSCCR)

### **Prescaler**

Clock fPIN is a divided down version of clock f(XIN) (see Figure 1.26). The relationship between fPIN and the clock f(XIN) input to the prescaler is as follows:

- fPIN = f(XIN) / 2(n+1) where n is the decimal equivalent loaded into the FSP.
- Setting FSP to 255 disables the prescaler and fPIN = f(XIN).

Note: fPIN frequency below 1 MHz is not recommended.




Figure 1.26. Frequency Synthesizer Prescaler register (FSP)



### Multiplier

Clock fvco is a multiplied up version of clock fPIN (See Figure 1.27). The relationship between fvco and the clock (fPIN) input to the multiplier from the prescaler is as follows:

- fvco = fpin x 2(n+1) where n is the decimal equivalent of the value loaded in FSM.
- Setting FSM to 255 disables the multiplier and fvco = fpin.

Note 1: n must be chosen such that fvco equals 48 MHz.

Note 2: Minimum fPIN is 1 MHz. Maximum fPIN is 12 MHz.




Figure 1.27. Frequency Synthesizer Multiply register (FSM)

# Divider

Clock fsyn is a divided down version of clock fvco (See Figure 1.28). The relationship between fsyn and the clock (fvco) input to the divider from the multiplier is as follows:

• fsyn = fvco / 2(m+1) where m is the decimal equivalent of the value loaded in FSD.

NOTE: fsyn = fvco / (m+1) when the divide by 3 option (bit 4 at address 03DB16) is set and when m = 2.

 $\bullet$  Setting FSD to 255 disables the divider and fSYN = fVCO.




Figure 1.28. Frequency Synthesizer Divide register (FSD)



# Interrupts

Figure 1.29 lists the types of interrupts.

• Maskable: An interrupt that can be enabled or disabled by the interrupt enable flag (I flag) or can have its interrupt priority changed by the priority level.

• Non-maskable: An interrupt that cannot be enabled or disabled by the interrupt enable flag (I flag) or cannot have its interrupt priority changed by the priority level.




Figure 1.29. Interrupt classification

# **Software Interrupts**

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

# Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

#### Overflow interrupt

An overflow interrupt occurs when an executing arithmetic instruction overflows. The instructions that set an O flag when an overflow occurs are: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

### BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

### INT interrupt

An INT interrupt occurs when specifying one of the software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction executes the same interrupt routine as the peripheral I/O interrupt.

The stack pointer (SP), used for the INT interrupt, is dependent on which software interrupt number is selected.

As far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. The U flag is set to "0"" selecting the interrupt stack pointer then the interrupt sequence is executed. When returning from the interrupt routine, the U flag is returned to its previous state before accepting the interrupt request.

As far as software numbers 32 through 63 are concerned, the stack pointer does not change.

# **Hardware Interrupts**

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

### **Special interrupts**

Special interrupts are non-maskable interrupts.

#### Reset

Reset occurs if an "L" is input to the RESET pin.

#### • NMI interrupt

An NMI interrupt occurs if an "L" is input to the NMI pin.

### DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

# • Watchdog timer interrupt

Generated by the watchdog timer.

#### Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

### Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set,

### Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of the built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors are also dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

# • Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

### DMA0 through DMA3 interrupt

These are interrupts the DMA generates.

### Key-input interrupt

A key-input interrupt occurs if an "L" is input to any of the  $\overline{\text{KI}_1}$  to  $\overline{\text{KI}_7}$  pins.

### • A/D conversion interrupt

This is an interrupt that the A/D converter generates.

### • UART0, UART1, UART2, UART3 transmit / NACK / SSI0, SSI1 transmit interrupt

These are interrupts that the serial I/O, I<sup>2</sup>C, and SSI generate.

# • UART0, UART1, UART2, UART3 receive / ACK / SSI0, SSI1 receive interrupt

These are interrupts that the serial I/O, I<sup>2</sup>C, and SSI generate.

# • Timer A0 interrupt through Timer A4 interrupt

These are interrupts that Timer A generates

# • INT0 through INT2 interrupt

An INT interrupt occurs if either a rising edge or a falling edge or both edges are input to one of the INT pins.

### • USB interrupts (EP0, Suspend, Resume, SOF, Reset, USB Function)

These are interrupts that are generated from USB.

# VBus Detect interrupt

This interrupt is generated from the USB VBus detection circuitry.



# **Interrupt Routine**

### Interrupt vector tables

1If an interrupt request is accepted, program execution branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.30 shows the format for specifying the address. Two types of interrupt vector tables are available - fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.




Figure 1.30. Format for specifying interrupt vector addresses

### Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.27 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 1.27. Interrupt vectors with fixed addresses

Interrupt source	Vector table addresses Address(L) to Address(H)	Remarks
Undefined instruction	FFFDC <sub>16</sub> to FFFDF <sub>16</sub>	Interrupt on UND instruction
Overflow	FFFE0 <sub>16</sub> to FFFE3 <sub>16</sub>	Interrupt on INTO instruction
BRK instruction	FFFE4 <sub>16</sub> to FFFE7 <sub>16</sub>	If the vector is filled with FF <sub>16</sub> , program execution starts from the address shown by the vector in the variable vector table
Address Match	FFFE8 <sub>16</sub> to FFFEB <sub>16</sub>	There is an address-matching interrupt enable bit
Single Step (Note)	FFFEC <sub>16</sub> to FFFEF <sub>16</sub>	Do not use
Watchdog timer	FFFF0 <sub>16</sub> to FFFF3 <sub>16</sub>	
DBC (Note)	FFFF4 <sub>16</sub> to FFFF7 <sub>16</sub>	Do not use
NMI	FFFF8 <sub>16</sub> to FFFFB <sub>16</sub>	External interrupt by NMI pin
Reset	FFFFC <sub>16</sub> to FFFFF <sub>16</sub>	

Note: Interrupts used for debugging purposes only.

# Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Before enabling interrupts, the user must load the INTB register with the address of the first entry in the table. The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table.

Table 1.28. Interrupt vectors with variable addresses

Software interrupt number	Vector table addresses Address(L) to Address(H)	Interrupt source	Remarks
0	+0 to +3 (Note 1)	BRK instruction	Cannot be masked by I flag
1	+4 to +7	Key input	
2	+8 to +11	UART2 receive / ACK	(Note2)
3	+12 to +15	UART1/UART3 Bus collision, Start/stop condition	(Note2)
4	+16 to +19	ĪNT1	
5	+20 to +23	Timer A1	
6	+24 to +27	USB EP0	
7	+28 to +31	Timer A2	
8	+32 to +35	UART1 receive / ACK / SSI1 receive	(Note 2)
9	+36 to +39	UART0/UART2 Bus collision, Start/stop condition	(Note2)
10	+40 to +43	UART0 receive / ACK / SSI0 receive	(Note2)
11	+44 to +47	A/D	
12	+48 to +51	DMA0	
13	+52 to +55	UART3 transmit / NACK	(Note2)
14	+56 to +59	DMA1	
15	+60 to +63	UART2 transmit / NACK	(Note2)
16	+64 to +67	DMA2	
17	+68 to +71	UART1 transmit / NACK / SSI1 transmit	(Note2)
18	+72 to +75	DMA3	
19	+76 to +79	UART0 transmit / NACK / SSI0 transmit	(Note2)
20	+80 to +83	Timer A0	
21	+84 to +87	UART3 receive / ACK	(Note2)
22	+88 to +91	USB suspend	
23	+92 to +95	Timer A3	
24	+96 to +99	USB resume	
25	+100 to +103	Timer A4	
26	+104 to +107	USB Reset	
27	+108 to +111	USB SOF	
28	+112 to +115	USB Vbus Detect	
29	+116 to +119	USB Function	
30	+120 to +123	ĪNT2	
31	+124 to +127	ĪNTO	
32 to 63	+252 to +255	Software interrupt	Cannot be masked by I flag

Note 1: Address relative to address in interrupt table base address register (INTB).

Note 2: When I<sup>2</sup>C mode is selected, NACK/ACK, start/stop condition detection interrupts are selected.

### Interrupt control

The interrupt request bit is set by hardware to "0" when an interrupt request is received. The interrupt request bit can also be set by software to "0". (Do not set to "1".)

INT0, INT1, and INT2 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit. (Other interrupts are described elsewhere.)

An interrupt must first be enabled before it can be used to cancel stop mode.

Peripheral I/O interrupts have their own interrupt control registers. Figure 1.31 shows the interrupt control registers. Table 1.29 shows the addresses of the interrupt control registers.




Figure 1.31. Interrupt control registers control registers

Table 1.29. Addresses in interrupt control register

Interrupt control register	Symbol name	Address	Interrupt control register	Symbol name	Address
Key input	KUPIC	0041 <sub>16</sub>	DMA2	DM2IC	0050 <sub>16</sub>
UART2 receive / ACK	S2RIC	0042 <sub>16</sub>	UART1 transmit / NACK / Serial Sound Interface 1 transmit	SITIC	0051 <sub>16</sub>
UART1 / UART3 Bus collision	S13BCNIC	0043 <sub>16</sub>	DMA3	DM3IC	0052 <sub>16</sub>
INT1	INT1IC	0044 <sub>16</sub>	UART0 transmit / NACK / Serial Sound Interface 0 transmit	SOTIC	0053 <sub>16</sub>
Timer A1	TA1IC	0045 <sub>16</sub>	Timer A0	TA0IC	0054 <sub>16</sub>
USB EP0	EP0IC	0046 <sub>16</sub>	UART3 receive / ACK	S3RIC	0055 <sub>16</sub>
Timer A2	TA2IC	0047 <sub>16</sub>	USB Suspend	SUSPIC	0056 <sub>16</sub>
UART1 receive / ACK / Serial Sound Interface 1 receive	S1RIC	0048 <sub>16</sub>	Timer A3	TA3IC	0057 <sub>16</sub>
UART0 / UART2 Bus collision	S02BCNIC	0049 <sub>16</sub>	USB Resume	RSMIC	0058 <sub>16</sub>
UART0 receive / ACK / Serial Sound Interface 0 receive	SORIC	004A <sub>16</sub>	Timer A4	TA4IC	0059 <sub>16</sub>
A/D	ADIC	004B <sub>16</sub>	USB Reset	RSTIC	005A <sub>16</sub>
DMA0	DM0IC	004C <sub>16</sub>	USB SOF	SOFIC	005B <sub>16</sub>
UART3 transmit / NACK	S3TIC	004D <sub>16</sub>	USB Vbus Detect	VBDIC	005C <sub>16</sub>
DMA1	DM1IC	004E <sub>16</sub>	USB Function	USBFIC	005D <sub>16</sub>
UART2 transmit / NACK	S2TIC	004F <sub>16</sub>	INT2	INT2IC	005E <sub>16</sub>
			INT0	INT0IC	005F <sub>16</sub>

### **Rewrite the Interrupt Control Register**

- (a) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.
  - Changing any bit other than the IR bit
  - Changing the IR bit
     Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested).
     Therefore, be sure to use the MOV instruction to clear the IR bit.
- (c) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (b) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

# Example 1:Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT\_SWITCH1:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Set the TA0IC register to "00h".

NOP ;

NOP

FSET I ; Enable interrupts.

The number of NOP instruction is as follows.

PM20=1(1 wait): 2, PM20=0(2 wait): 3, when using HOLD function: 4.

# Example 2:Using the dummy read to keep the FSET instruction waiting

INT SWITCH2:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Set the TAOIC register to "00h".

MOV.W MEM, R0 ; <u>Dummy read</u>. FSET I ; Enable interrupts.

### Example 3:Using the POPC instruction to changing the I flag

INT\_SWITCH3:

PUSHC FLG

FCLR ; Disable interrupts.

AND.B #00h, 0055h ; Set the TA0IC register to "00h".

POPC FLG ; Enable interrupts.

### Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

### **Interrupt Request Bit**

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

### **Interrupt Sequence**

The interrupt sequence, described below, is performed during the period from when an interrupt is accepted to when the interrupt routine is executed.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The processor carries out the following in sequence after an interrupt request:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016.
- (2) Saves the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed).
- (4) Saves the contents of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the contents of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.



### **Interrupt Response Time**

'interrupt response time' is the period between when an interrupt occurs and when the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.33 shows the interrupt response time.




Figure 1.33. Interrupt response time

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 1.30 . Figure 1.34 shows the time required for executing the interrupt sequence.

Table 1.30.	Time required for	executing the	interrupt	sequence

Interrupt vector address	Stack pointer (SP) value	16-bit bus, without wait	8-bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Note 1: Add 2 cycles for DBC interrupt.

Add 1 cycle for either an address match interrupt or a single-chip interrupt.

Note 2: Locate an interrupt vector address in an even address if possible.




Figure 1.34. Interrupt sequence timing

### **Returning from an Interrupt Routine**

Executing the REIT instruction at the end of an interrupt routine restores the contents of the flag register (FLG) as it was immediately before the start of the interrupt sequence and the contents of the program counter (PC), both of which were saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers that were saved by software within the interrupt routine using the POPM instruction or a similar instruction before executing the REIT instruction.

### Interrupt priority

The order of priority when two or more interrupts are generated simultaneously is determined by both hardware and software.

The interrupt priority levels determined by hardware are:

### RESET > NMI > DBC > Watchdog Timer > Peripheral I/O > Single step > Address match

The interrupt priority levels determined by software are set in the interrupt control registers.

When two or more interrupts are generated simultaneously, the interrupt with the higher software priority is selected. However, if the interrupts have the same software priority level, the interrupt is selected according to the hardware priority set in the circuit.

The selected interrupt is accepted only when the priority level is higher than the processor interrupt priority level (IPL) in the flag register (FLG) and the interrupt enable flag (I flag) is "1" Note that the reset,  $\overline{\text{NMI}}$ ,  $\overline{\text{DBC}}$ , watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts are accepted regardless of the interrupt enable flag (I flag).

### Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bits, which consists of three interrupt control register bits. When an interrupt request occurs, the interrupt priority level is compared with the IPL of the CPU flag register. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 1.31 shows the settings of interrupt priority levels and Table 1.32 shows the interrupt levels enabled, according to the contents of the IPL.

The following are conditions under which an interrupt is accepted:

- •interrupt enable flag (I flag) = 1
- •interrupt request bit = 1 (set by hardware)
- •interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 1.31. Interrupt priority level settings

Interrupt priority level select bit	Interrupt priority level	Priority order
b2 b1 b0 <b>0 0 0</b>	Lev el 0 (interrupt disabled)	
0 0 1	Level 1	Low
0 1 0	Level 2	
0 1 1	Level 3	
1 0 0	Level 4	
1 0 1	Level 5	
1 1 0	Level 6	•
1 1 1	Level 7	High

Table 1.32. Interrupt levels enabled according to the contents of the IPL

IPL	Enabled interrupt priority levels
IPL2 IPL1 IPL0 0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled

# Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority. Figure 1.35 shows the circuit that judges the interrupt priority.




Figure 1.35. Interrupt resolution circuit

### Flag changes

When an interrupt request is received, the stack pointer select flag (U flag) changes to "0" and the flag register (FLG) and program counter (PC) are saved to the stack area indicated by the interrupt stack pointer (ISP). Thereafter, the interrupt enable flag (I flag) and debug flag (D flag) change to "0" and the processor interrupt priority level (IPL) at the flag register (FLG) is replaced by the priority level of the received interrupt. However, when interrupt requests are received for software interrupts 32 to 63, the flag register (FLG) and program counter (PC) are saved to the stack shown by the stack pointer select flag (U flag) at the time the interrupt was received. The stack pointer select flag (U flag) does not change. The value of the processor interrupt priority level (IPL) in the flag register (FLG) differs in the case of reset,  $\overline{\text{NMI}}$ ,  $\overline{\text{DBC}}$ , watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts. Table 1.34 shows how the IPL changes when interrupt requests are received.

Table 1.34. Change of IPL state when interrupt request are accepted

Interrupt	Change of IPL
Reset	Level 0 (000 <sub>2</sub> ), is set
NMI	Le vel 7 (111 <sub>2</sub> ), is set
DBC	Does not change
Watchdog timer	Level 7 (111 <sub>2</sub> ), is set
Single step	Does not change
Address match	Does not change
Software interrupt	Does not change

### **INT** interrupt

INTO to INTO are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit in the interrupt control register (004416, 005E16, 005F16) and the polarity switching bit in the interrupt request cause select register (035F16).

For an external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register (035F16). To select one edge, set the polarity switching bit of the corresponding interrupt request cause select register to "one edge" ("0"), and set the polarity select bit in the interrupt control register to rising edge or falling edge.




Figure 1.36 shows the interrupt request cause select register.

#### **NMI** Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$  pin changes from "H" to "L". The  $\overline{\text{NMI}}$  interrupt is a non-maskable external interrupt. The pin level can be checked in the Port P85 register (bit 5 at address 03F016). This pin cannot be used as a normal port input.

Notes: When not intending to use the  $\overline{\text{NMI}}$  function, be sure to connect the  $\overline{\text{NMI}}$  pin to Vcc. Because the  $\overline{\text{NMI}}$  interrupt is non-maskable, it cannot be disabled.

When the  $\overline{\text{NMI}}$  pin input is "L", do not set the microcomputer in stop mode or wait mode. The  $\overline{\text{NMI}}$  interrupt is triggered by the falling edge, so the "L" level does not need to be maintained longer than necessary.

### **Key-Input Interrupt**

A Key input interrupt can be generated by a falling edge, rising edge or both edges input to any Port 10 pin. It can also be used as a Key-on wake up function for canceling the wait mode or stop mode. Figure 1.37 shows the block diagram of the Key-input interrupt.

Figure 1.38 shows the Key-input mode register. It is possible to select both edges or the falling edge of the Key input interrupt for P10 with bits 0 and 1 of this register. This register is also used to enable or disable Port 10 pins that are to be used for Key-input interrupts. Port 10 can be configured with pull-up resistors using the pull-up control resistor.




Figure 1.37. Block diagram of Key-input interrupt




Figure 1.38. Key-input mode register

### Enable/Disable

The key-input interrupts can be enabled and disabled in pairs using the Key-input mode register (03F916) and Key-input interrupt register (004116). The key-input interrupt is affected by the interrupt priority level (IPL) and the interrupt enable flag (I flag). The input signal edge that triggers the Key-input interrupt can be selected by setting the P10 Key-input edge select bits (bits 0 and 1 at 03F916). Also, make sure to set the port direction for the enabled Key-input interrupt pins to input.

### Occurrence timing of the key-input interrupt

With the Key-input interrupt enabled, Port 10 pins that are enabled in the Key-input mode register are set to input mode and become Key-input interrupt pins (KIo through KIr). A Key-input interrupt occurs when the selected edge is input to a Key-input interrupt pin. At this moment, the level of other key-input interrupt pins must be "H" No interrupt occurs when the level of any other key-input interrupt pins is "L".

### Determining a key-input interrupt

A key-input interrupt occurs when the selected edge is input to one of 8 pins, (if they are all enabled in the Key-input mode register) but each pin has the same vector address. Therefore, read the input level of Port P10 in the key-input interrupt routine to determine the interrupted pin.

### Related registers

Figure 1.39 shows the memory map of key-input interrupt-related registers.




Figure 1.39. Memory map of Key-input interrupt-related registers

#### Address-Match Interrupt

An address-match interrupt is generated when the address-match interrupt address register contents match the program counter value. Two address-match interrupts can be set, each of which can be enabled and disabled by an address-match interrupt enable bit. The interrupt enable flag (I flag) does not affect address-match interrupts and processor interrupt priority level (IPL).

Note: When the external data bus width is set to 8 bits, the address match interrupt cannot be used for external areas. Figure 1.40 shows the address-match interrupt-related registers.




Figure 1.40. Address-match interrupt-related register Interrupt precautions

# **Precautions**

### Reading address 0000016

When maskable interrupt occurs, the CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence. The interrupt request bit of the interrupt written in address 0000016 will then be set to "0". Do not read address 0000016 by software. Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.

# Setting the stack pointer

The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may cause program runaway. Be sure to set a value in the stack pointer before accepting an interrupt.

When using the  $\overline{\text{NMI}}$  interrupt, initialize the stack pointer at the beginning of a program. Generating any interrupts including the  $\overline{\text{NMI}}$  interrupt is prohibited for the first instruction immediately after reset.

### The NMI interrupt

The  $\overline{\text{NMI}}$  interrupt can not be disabled. Be sure to connect  $\overline{\text{NMI}}$  pin to Vcc with a pull-up resistor if unused. Do not go into stop mode when the  $\overline{\text{NMI}}$  pin set to "L".

The  $\overline{\text{NMI}}$  pin also serves as P85, which is exclusively an input. Reading the contents of the P8 register allows the pin value to be read. Reading this pin is only to be used for establishing the pin level when the  $\overline{\text{NMI}}$  interrupt is input. Do not reset the CPU with the input to the  $\overline{\text{NMI}}$  pin in the "L" state.

Do not attempt to go into stop mode when the input to the  $\overline{\text{NMI}}$  pin is in "L" state. When the input to the  $\overline{\text{NMI}}$  is in "L" state, CM10 is fixed to "0" thereby refusing to go into stop mode.

Do not attempt to go into wait mode when the input to the  $\overline{\text{NMI}}$  pin is in "L" state. When the input to the  $\overline{\text{NMI}}$  pin is in"L" state, the CPU stops but the oscillation does not. This action does not save power. When this occurs, the CPU is returned to the normal state by a later interrupt.

Signals input to the NMI pin require an "L" level of (2 clocks + 300nS) or more from the operation clock of the CPU.

#### **External interrupt**

Either an "H" or "L" level of at least 250 ns width is necessary for the signal input to pins INT0 to INT2 regardless of the CPU operation clock.

When the polarity of the  $\overline{\text{INT0}}$  to  $\overline{\text{INT2}}$  pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, reset the interrupt request bit to "0". Figure 1.41 shows the procedure for changing the INT interrupt generate factor.




Figure 1.41. Switching condition of INT interrupt request

### Clearing the Interrupt request bit

Even when the IR bit (bit 3 of the interrupt control register) is cleared to "0" (interrupt not requested), it may not actually get cleared to "0" depending on the instruction used to clear it. Therefore, use the MOV instruction to clear the IR bit. Rewriting the interrupt control register

Rewrite the interrupt control register so that it does not generate an interrupt request for that register. If an interrupt request occurs, rewrite the interrupt control register after the interrupt is disabled. Some program examples are described below.

When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not always set even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the instructions below to change the register.

Instructions: AND, OR, BCLR, BSET

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritting, due to the effects of the internal bus and the instruction queue buffer.

Example 1:			
	INT_SWITCH1: FCLR	I	:Disable interrupts.
	AND.B NOP NOP	#00h, 0054h	;Clear TA0IC int. priority level and int. request bit. ;Four NOP instructions are required when using the HOLD function.
	FSET	I	;Enable interrupts.
Example 2:			
	INT_SWITCH2:		
	FCLR	I	:Disable interrupts.
	AND.B	#00h, 0054h	;Clear TA0IC int. priority level and int. request bit.
	MOV.W	MEM, R0	;Dummy read.
	FSET	I	;Enable interrupts.
Example 3:			
	INT_SWITCH3:		
	PUSHC FCLR AND.B POPC	FLG I #00h, 0054h FLG	;Push Flag register onto stack ;Diable interrupts. ;Clear TA0IC int. priority level and int. request bit.' ;Enable interrupts.

The reason why two NOP instructions (four using the HOLD function) or a dummy read is inserted before "FSET I" in Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to the effects of the instruction queue.



M30245 Group Watchdog Timer

# **Watchdog Timer**

The watchdog timer can detect a runaway program. It is a 15-bit counter that decrements using the clock derived from dividing the BCLK by the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. The watchdog timer interrupt is a non-maskable interrupt.

When XIN is selected for BCLK, bit 7 (WDC7) of the watchdog timer control register (address 000F16) selects the prescaler divide ratio to be either 16 or 128. When XCIN is selected for BCLK, the prescaler divide ratio is set to 2 regardless of WDC7. The watchdog timer cycle can be calculated as follows:

When XIN chosen for BCLK:

Watchdog timer period = prescaler dividing ratio (16 or 128) X Watchdog timer count (32768)

BCLK

When XCIN chosen for BCLK:

Watchdog timer period = prescaler dividing ratio (2) X Watchdog timer count (32768)

**BCLK** 

Example:

When BCLK is 12 MHz and the prescaler divide ratio is set to 16, the monitor timer cycle is approximately 43.69 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E<sub>16</sub>), and when a watchdog timer interrupt request is generated.

The prescaler is initialized only when the microcomputer is reset. After a reset, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

The watchdog timer and the prescaler stop in stop mode, wait mode, and hold state. After exiting these modes, counting starts from the remaining value. Figure 1.42 shows the block diagram of the watchdog timer. Figure 1.43 shows the watchdog timer-related registers.



M30245 Group Watchdog Timer




Figure 1.42. Block diagram of Watchdog timer




Figure 1.43. Watchdog timer control and start registers

M30245 Group Universal Serial Bus

### **Universal Serial Bus**

### **Features**

- USB Specification Revision 2.0 compliant
- Support of full-speed operation (12 Mbps)

Support of all USB transfer types:	. Isochronous
	. Bulk
	. Control
	. Interrupt
Built-in 3.25 Kbyte FIFO as endpoint buffer:	. Endpoint 0: IN/OUT 128-byte/128-byte
	. Endpoint 1: IN/OUT Programmable
	. Endpoint 2: IN/OUT Programmable
	. Endpoint 3: IN/OUT Programmable
	Endpoint 4: IN/OUT Programmable

- 9 endpoints control endpoint (EP0 bidirectional) plus four IN and four OUT endpoints
- Control endpoint (EP0) continuous transfer mode
- Programmability of transfer type and buffer size for 8 of the 9 endpoints (EP1 EP4 IN & OUT)
  - Transfer type: ...... Bulk, Isochronous or Interrupt

Single or double buffer selectable

Buffer size: ..... Maximum 1K bytes

When in double buffer mode, effective maximum buffer size up to 2 x 1K bytes

- Bulk endpoints continuous transfer mode
- SOF output and interrupt generation with artificial SOF capability (in the event of corrupt SOF packet)
- 8- or 16-bit CPU access to the FIFO and registers

### **USB** Interrupts

There are six USB interrupts in this device:

- EP0 Interrupt (multiple-trigger events)
- USB Function Interrupt (multiple sources)
- USB Reset Interrupt
- USB Resume Interrupt
- USB Suspend Interrupt
- USB Start-of-Frame (SOF) Interrupt

The first five interrupts are used to control the data flow and USB power consumption. The SOF interrupt is used to monitor the transfer of isochronous (ISO) data. Setting the corresponding bit in the Interrupt Control Register for each interrupt enables each of the six USB interrupts.

M30245 Group Universal Serial Bus

The USB Function Interrupt has multiple interrupt sources that can be enabled within the USB Function Interrupt Enable Register (USBIE).

### **EP0** Interrupt

The EP0 interrupt is generated when one of the following events occur:

- · A data set is successfully received
- · A data set is successfully sent
- EP0CSR3 (DATA\_END) flag is cleared. This event is maskable and the default is masked.
- A control transfer ends prematurely (i.e., the USB FCU sets the SETUP\_END bit).

#### **USB Function Interrupt**

The USB Function interrupt can be triggered by:

- The interrupts from eight endpoints (EP1-EP4 IN/OUT). The interrupts indicate if a data set was either sent or received.
- A data flow error from any of the nine endpoints (including EP0)
- The enabling of any IN endpoint (EP1-EP4 IN).
- The corruption of the final ACK of a Control Read transfer's Data Stage.

Each endpoint interrupt is enabled by setting the corresponding bit in the USB Interrupt Enable register (USBIE).

Interrupt status flags associated with each source are contained in USB Interrupt Status register (USBIS).

### **USB** Reset Interrupt

A USB Reset Interrupt is generated when the USB Function Control Unit (USB FCU) sees a SE0 present on D+/D- for at least 2.5us. When a reset signal is detected by the USB FCU, an internal reset pulse is also generated to reset all USB internal registers to the default values.

When the CPU recognizes a USB Reset Interrupt, it re-initializes the USB FCU to ensure that the USB operation functions properly.

The USB Reset Interrupt Control register (RSTIC) contains the USB Reset Interrupt request bit and interrupt priority select bits used to enable the interrupt and set the software priority level.

### **USB** Resume Interrupt

A USB Resume Interrupt is generated when the USB FCU is in the suspend state and detects non-idle signaling on the D+/D-

The USB Resume Interrupt Control register (RSMIC) contains the USB Resume Interrupt request bit and interrupt priority select bits used to enable the interrupt and set its software priority level.

### **USB SOF Interrupt**

The USB SOF (Start-Of-Frame) Interrupt is used to control the transfer of isochronous data. The USB FCU generates a USB SOF Interrupt request when a start-of-frame packet is received.

Because the start-of-frame packet could be corrupted, a new frame might start without successful reception of the SOF packet. For this reason, an artificial SOF is provided. The frame timer signals a time out when a SOF packet is not received within the allotted time. The device generates an SOF interrupt once every frame. Setting bit 2 of the USB ISO Control Register to a "1" enables the artificial SOF function.

Register SOFIC contains the USB SOF Interrupt's request bit and interrupt priority select bits that are used to enable the interrupt and set its software priority level.



M30245 Group Universal Serial Bus

### **USB Suspend Interrupt**

A USB Suspend Interrupt is generated when the USB FCU does not detect any bus activity on D+/D- (in J-state) for at least 3ms.

The USB Suspend Interrupt Control register (SUSPIC) contains the USB Suspend Interrupt request bit and interrupt priority select bits that are used to enable the interrupt and set its software priority level.

# **USB Endpoint FIFOs**

The USB FCU has a built-in 3.25 K bytes FIFO as an endpoint buffer. The EP0 (control endpoint) FIFO occupies a fixed location (from 3K - 3.25K) with fixed buffer sizes (128 bytes each) for its IN and OUT data transfers. The other 8 endpoints (EP1 to EP4 IN and OUT) share a 3K bytes buffer. Each endpoint's FIFO size and starting location (64 bytes) are programmable by the user. The sum of the 8 endpoint FIFOs can not exceed 3K bytes (3072 bytes).

Note: Throughout the USB Block specification, "data packet" is generally used when continuous mode is disabled; "data set" (one or more data packets) is generally used when continuous mode is enabled. If a description applies for both noncontinuous mode and continuous mode, "data set" is used.

Throughout the whole USB Block Specification, "FIFO" and "Buffer" are generally interchangeable terms.

### **EP0 FIFO Operation**

The CPU writes data to the EP0 IN FIFO Data Register. The write pointer automatically increments by 2 in word accessing mode or by 1 in byte accessing mode after a write. The CPU must only write data to the EP0 IN FIFO Data Register and "1" to the SET\_IN\_BUF\_RDY bit of the EP0 CSR when the IN\_BUF\_RDY flag is a "0". When a NULL packet is required to complete a control read request, the CPU must write "1" to the SET\_IN\_BUF\_RDY bit of EP0\_CSR without writing data to the EP0 IN FIFO Data Register.

Continuous transfer modes are available for EP0 Control Transfers.

#### EP0 IN FIFO with control read continuous transfer mode disabled

The CPU writes "1" to the SET\_IN\_BUF\_RDY bit of the EP0 CSR after the CPU finishes writing a data packet to the FIFO, this updates the IN\_BUF\_RDY flag to "1". The USB FCU updates the IN\_BUF\_RDY flag to "0" after the packet has been successfully transmitted to the host.

# EP0 IN FIFO with control read continuous transfer mode enabled

The CPU writes "1" to the SET\_IN\_BUF\_RDY bit of the EP0 CSR after the CPU finishes writing a data set (up to 128 bytes) to the FIFO. This updates the IN\_BUF\_RDY flag to "1". The USB FCU sends out data packets equal to the EP0 MAXP size one at a time, except for the last packet if the data set in the FIFO is not a multiple of EP0 MAXP. In this case the USB FCU sends a short packet. The USB FCU updates the IN\_BUF\_RDY flag to "0" after the data set has been successfully transmitted to the host.

The CPU reads data from EP0 OUT FIFO Data Register. The read pointer automatically increments by 2 in word accessing mode or by 1 in byte accessing mode after a read. The CPU must only read data from the EP0 OUT FIFO when the OUT\_BUF\_RDY flag of the EP0\_CSR is "1".

When a SETUP packet is received, an EP0 interrupt is generated (both OUT\_BUF\_RDY and SETUP flags are set) regardless of the continuous transfer mode bit setting.

# EP0 OUT FIFO with control write continuous transfer mode disabled

The USB FCU updates the OUT\_BUF\_RDY flag to "1" after it has successfully received a data packet from the host. The CPU writes "1" to CLR\_OUT\_BUF\_RDY after the data packet has been unloaded from the FIFO by the CPU (updates the OUT\_BUF\_RDY flag to a "0").



### EP0 OUT FIFO with control write continuous transfer mode enabled

The USB FCU updates the OUT\_BUF\_RDY flag to "1" after:

• It has successfully received a data set equal to 128 bytes or a short packet from the host

OR

• A control write status phase has started but there are pending OUT data packets in the buffer.

The CPU writes "1" to CLR\_OUT\_BUF\_RDY after the data set has been unloaded from the FIFO by the CPU (updates the OUT\_BUF\_RDY flag to "0").

### Special note when using continuous transfer mode in control read request

In continuous transfer mode, the CPU can write multiple data packets to the data buffer before setting the SET\_IN\_BUF\_RDY to "1". The CPU must write the last data packet separately to the data buffer and sets the SET\_DATA\_END bit. For example, if the buffer size=128 bytes, MAXP= 8 bytes, and the CPU sends 64 bytes of data to the host, the CPU does the following:

- Writes 7x8=56 bytes to the buffer;
- Sets SET\_IN\_BUF\_RDY=1;
- After the 7 packets are successfully sent to host, the IN\_BUF\_RDY flag changes from "1" to "0";
- Writes the last 8 bytes of data to the buffer;
- Sets SET\_IN\_BUF\_RDY="1" and SET\_DATA\_END to "1";

The CPU should not write all 64 bytes of data, and set the SET\_IN\_BUF\_RDY and SET\_DATA\_END bits to "1" at the same time.

## Special note when using continuous transfer mode in control write request

Because the buffer can hold multiple data packets before generating an interrupt, two special cases should be taken into consideration:

1. The SETUP\_END flag usually indicates a premature completion of a control transfer. However, if the data field of a control write is a multiple of MAXP but not a multiple of the buffer size, the SETUP\_END flag may be set without causing a premature completion of transfer. For example, if MAXP =8, buffer size = 128, wLength = 192 (a multiple of MAXP but not the buffer size), the following occurs in continuous mode:

After receiving 16 8-byte packets, (128 bytes) from the host, an EP0 interrupt is generated to indicate to the CPU that data unloading can start.

When the host completes sending the remainder of the data field (eight 8-byte packets) an EP0 interrupt is not generated because the buffer is not full and there is no short packet.

When the status phase starts (the host sends an IN token), OUT\_BUF\_RDY and SETUP\_END are set. The SETUP\_END is set because the CPU is unaware of the end of the data phase, thus DATA\_END is not set. Whenever DATA\_END is not set and the status stage starts, the protocol state machine will treat it as a premature completion (data field is less than wLength) and sets the SETUP\_END bit.

It is the users responsibility to determine the difference between a premature completion and a normal completion (data field equals the wLength) when the CPU acknowledges a SETUP\_END flag in continuous mode.

2. The device usually returns a stall handshake when the host sends more data than specified in the wLength field. However, if a host sends more data than specified in wLength in the middle of a continuous transfer burst, the USB FCU returns ACK to every packet it receives if there are no errors. In this case, when the firmware detects this kind of protocol error, it must set CLR\_OUT\_PKT\_RDY to "1" and set SEND\_STALL to "1" so that the USB FCU returns STALL in the subsequent data or status phase. For example, if MAXP = 8, buffer size = 128, wLength = 26, the following may occur:



**CASE 1**: The host sends three 8-byte packets and one 2-byte packet. When the core receives the last 2-byte packet, the OUT\_BUF\_RDY flag is set (because of a short packet) indicating the CPU can unload the data. At the end of unloading, the CPU should clear the OUT\_BUF\_RDY flag and set the DATA\_END. If the host sends more data after this point, the core returns STALL automatically.

**CASE 2:** The host sends 6 8-byte packets (anything greater than 3 for this example) and one 2-byte packet (host may erroneously send 50 bytes instead of 26). The host ACKs each received packet however, it does not automatically return a STALL because the DATA\_END flag is not set when the excessive packets are received. When the CPU retrieves the data and detects that the data field is greater than the wLength, it sets the SEND\_STALL bit for the core to return STALL.

## **EP1-4 IN (Transmit) FIFO Operation**

The CPU writes data to the endpoint's FIFO Data Register. The write pointer automatically increments by 2 in word accessing mode or increments by 1 in byte accessing mode after a write. The CPU must only write data to the FIFO Data Register when the IN\_BUF\_STS1 flag of the corresponding EPx IN CSR is "0". The IN\_BUF\_STS0 & IN\_BUF\_STS1 flags are both "1" after a hardware reset or a USB reset, and become "0" when the corresponding endpoint is first enabled (Endpoints 1-4 IN & OUT are disabled at reset).

The user can program the buffer size and starting location of each IN Endpoint. Users can assign a buffer size up to 1024 bytes in units of 64 bytes to an endpoint. If double buffer mode is selected, the effective buffer size is 2 x buffer size specified.

Continuous transfer mode is available for IN EP1-4 for Bulk Transfers only. When the continuous transfer mode is enabled, it is the user's responsibility to ensure the buffer size is a multiple of the MAXP value.

AUTO\_SET function is available for IN EP1-4 for both noncontinuous and continuous modes. When this function is enabled, if a short packet or a less than buffer size data set is to be transmitted to the host, the CPU must write a "1" to the SET\_IN\_BUF\_RDY bit to signify the packet (data set) is ready to send.

## AUTO\_SET and continuous transfer mode are disabled:

### **Single Buffer Mode:**

The CPU writes a "1" to the SET\_IN\_BUF\_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data packet to the buffer (updates the IN\_BUF\_STS1 & IN\_BUF\_STS0 flags from 002 to 112). The USB FCU updates the buffer status flags from 112 to 002 after the data packet has been successfully transmitted to the host.

#### **Double Buffer Mode:**

The CPU writes "1" to the SET\_IN\_BUF\_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data packet to the buffer (updates the IN\_BUF\_STS1 & IN\_BUF\_STS0 flags).

- If the buffer is immediately available to accept another data packet, the buffer status flags transition from 002 to 012.
- If the buffer is not available to accept another data packet, the buffer status flags transition from 012 to 112.

The USB FCU updates the buffers status flags after a data packet has been successfully transmitted to the host.

- If the buffer has one more data packet in it, the buffer status flags transition from 112 to 012.
- If the buffer has no more data packet in it, the buffer status flags transition from 012 to 002.

# AUTO\_SET is disabled and continuous transfer mode enabled:

# Single Buffer Mode:

The CPU writes a "1" to the SET\_IN\_BUF\_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data set up to its buffer size to the buffer (updates the IN\_BUF\_STS1 & IN\_BUF\_STS0 flags from 002 to 112). The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet, if the data set in the buffer is not a multiple of the MAXP, the USB FCU sends a short packet.

The USB FCU updates the buffer status flags from 112 to 002 after the data set has been successfully transmitted to the host.



#### **Double Buffer Mode:**

The CPU writes a "1" to the SET\_IN\_BUF\_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data set up to its buffer size to the buffer (updates the IN\_BUF\_STS1 & IN\_BUF\_STS0 flags). The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet if the data in the buffer is not a multiple of the MAXP, the USB FCU sends a short packet.

- If the buffer is immediately available to accept another data set, the buffer status flags transition from 002 to 012.
- If the buffer is not available to accept another data set, the buffer status flags transition from 012 to 112.

The USB FCU updates the buffers status flags after a data set has been successfully transmitted to the host.

- If the buffer has one more data set in it, the buffer status flags transition from 112 to 012.
- If the buffer has no more data set in it, the buffer status flags transition from 012 to 002.

#### AUTO SET is enabled and continuous transfer mode disabled:

## **Single Buffer Mode:**

After the CPU writes a data packet equal to the MAXP size to the buffer, the USB FCU updates the corresponding EPx IN CSR's IN\_BUF\_STS1 & IN\_BUF\_STS0 flags from 002 to 112 automatically without the CPU writing "1" to the SET\_IN\_BUF\_RDY bit. The USB FCU updates the buffer status flags from 112 to 002 after the data packet has been successfully transmitted to the host.

If the data packet is less than the MAXP size, the CPU must write "1" to the SET\_IN\_BUF\_RDY bit to signify the data packet is ready to send.

## **Double Buffer Mode:**

After the CPU writes a data packet equal to its MAXP size to the buffer, the USB FCU updates the corresponding EPx IN CSR's IN\_BUF\_STS1 & IN\_BUF\_STS0 flags.

- If the buffer is immediately available to accept another data packet, the buffer status flags transition from 002 to 012.
- If the buffer is not available to accept another data packet, the buffer status flags transition from 012 to 112.

The USB FCU updates the buffers status flags after a data packet has been successfully transmitted to the host.

- If the buffer has one more data packet in it, the buffer status flags transition from 112 to 012.
- If the buffer has no more data packet in it, the buffer status flags transition from 012 to 002.
- If the data packet is less than the MAXP size, the CPU must write "1" to the SET\_IN\_BUF\_RDY bit to signify the data packet is ready to send.

#### AUTO\_SET and continuous transfer mode are enabled:

## Single Buffer Mode:

After the CPU writes a data set equal to the buffer size to the buffer, the USB FCU updates the corresponding EPx IN CSR's IN\_BUF\_STS1 & IN\_BUF\_STS0 flags from 002 to 112 automatically without the CPU writing "1" to the SET\_IN\_BUF\_RDY bit. The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet if the data set in the buffer is not a multiple of its MAXP, the USB FCU sends a short packet. The USB FCU updates the buffer status flags from 112 to 002 after the data set has been successfully transmitted to the host. If the data set is less than the buffer size, the CPU must write "1" to the SET\_IN\_BUF\_RDY bit to signify the data set is ready to send.



#### **Double Buffer Mode:**

After the CPU writes a data set equal to its buffer size to the buffer, the USB FCU updates the IN\_BUF\_STS1 & IN\_BUF\_STS0 flags.

- If the buffer is immediately available to accept another data set, the buffer status flags transition from 002 to 012.
- If the buffer is not available to accept another data set, the buffer status flags transition from 012 to 112.

The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet.

• If the data in the buffer is not a multiple of the MAXP, the USB FCU sends a short packet.

The USB FCU updates the buffers status flags after a data set has been successfully transmitted to the host.

- If the buffer has one more data set in it, the buffer status flags transition from 112 to 012.
- If the buffer has no more data set in it, the buffer status flags transition from 012 to 002.
- If the data set is less than the buffer size, the CPU must write "1" to the SET\_IN\_BUF\_RDY bit to signify the data set is ready to send.

#### IN Endpoint FIFO Flush

A software or a hardware flush causes the USB FCU to act (in both continuous and noncontinuous transfer modes) as if a data set has been successfully transmitted out to the host. When there is one data set in the buffer, a flush causes the buffer to be empty. When there are two data sets in the buffer, a flush causes the older data set to be flushed out from the buffer. A flush also updates the buffer status flags of the corresponding EPx IN CSR. The Endpoint 1-4 IN buffer status can be obtained from the two status bits of the EPx IN CSR of the corresponding endpoint as shown in Table 1.35.

Table 1.35. Endpoint 1-4 IN buffer status

IN_BUF_STS1	IN_BUF_STS0		Buffer Status
0	0	No data set in the IN buffer	
0	1	Single buffer mode:	N/A
		Double buffer mode:	One data set in the IN Buffer
1	0	Single buffer mode:	N/A
		Double buffer mode:	N/A
1	1	Single buffer mode:	One data set in the IN buffer
		Double buffer mode:	Two data sets in the IN buffer

### EP1-4 OUT (Receive) FIFOs

The CPU reads data from the endpoint's FIFO Data Register. The read pointer automatically increments by 2 in word accessing mode or by 1 in byte accessing mode after a read. The CPU must only read data from the FIFO Data Register when the OUT\_BUF\_STS1 flag of the corresponding EPx OUT CSR is a "1".

The user can program each OUT endpoint's buffer size and starting location, and assign a buffer size up to 1024 bytes in units of 64 bytes to an endpoint. If double buffer mode is selected, the effective buffer size is 2 x buffer size specified.

Continuous transfer mode is available for OUT EP1-4 bulk transfers only. When the continuous transfer mode is enabled, the user is responsible for ensuring that the buffer size is a multiple of the MAXP value. Also, the user must ensure that the last data set from the host either contains a short packet or is equal to the buffer size, otherwise there is no interrupt or status that will signify that the last data set was received.

AUTO\_CLR function is available for OUT EP1-4.

#### AUTO CLR and continuous transfer mode are disabled:

## **Single Buffer Mode:**

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 002 to 112 after it has successfully received a data packet from the host.

The CPU writes "1" to the CLR\_OUT\_BUF\_RDY bit after the data packet has been unloaded from the buffer by the CPU (updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 112 to 002).

#### **Double Buffer Mode:**

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags after it has successfully received a data packet from the host.

- If the buffer has only one data packet, the buffer status flags transition from 002 to 102.
- If the buffer has two data packets, the buffer status flags transition from 102 to 112.

The CPU writes "1" to the CLR\_OUT\_BUF\_RDY bit after a data packet has been unloaded from the buffer by the CPU (updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags).

- If the buffer has one more data packet in it, the buffer status flags transition from 112 to 102.
- If the buffer has no more data packet in it, the buffer status flags transition from 102 to 002.

# AUTO\_CLR is disabled and continuous transfer mode enabled:

## Single Buffer Mode:

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 002 to 112 after it has successfully received from the host a data set equal to the buffer size, or a short packet.

The CPU writes "1" to the CLR\_OUT\_BUF\_RDY bit after the data set has been unloaded from the buffer by the CPU (updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 112 to 002).

### Double Buffer Mode:

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags after it has successfully received a data set equal to its buffer size or a short packet from the host..

- If the buffer has only one data set, the buffer status flags transition from 002 to 102.
- ullet If the buffer has two data sets, the buffer status flags transition from 102 to 112 .



The CPU writes a "1" to the CLR\_OUT\_BUF\_RDY bit after a data set has been unloaded from the buffer by the CPU (updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags).

- If the buffer has one more data set in it, the buffer status flags transition from 112 to 102.
- If the buffer has no more data set in it, the buffer status flags transition from 102 to 002.

#### AUTO\_CLR is enabled and continuous transfer mode disabled:

#### Single Buffer Mode:

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 002 to 112 after it has successfully received a data packet from the host.

The USB FCU updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 112 to 002 automatically when the data packet has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR\_OUT\_BUF\_RDY bit.

#### **Double Buffer Mode:**

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags after it has successfully received a data packet from the host.

- If the buffer has only one data packet, the buffer status flags transition from 002 to 102.
- If the buffer has two data packets, the buffer status flags transition from 102 to 112.

The USB FCU updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags automatically when a data packet has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR\_OUT\_BUF\_RDY bit.

• If the buffer has one more data packet in it, the buffer status flags transition from 112 to 102.

## AUTO\_CLR is enable and continuous transfer mode enabled:

#### Single Buffer Mode:

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 002 to 112 after it has successfully received a data set equal to its buffer size or a short packet from the host.

The USB FCU updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags from 112 to 002 automatically when the data set has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR\_OUT\_BUF\_RDY bit.

## **Double Buffer Mode:**

The USB FCU updates the corresponding EPx OUT CSR's OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags after it has successfully received a data set equal to its buffer size or a short packet from the host.

- If the buffer has only one data set, the buffer status flags transition from 002 to 102.
- ullet If the buffer has two data sets, the buffer status flags transition from 102 to 112.

The USB FCU updates the OUT\_BUF\_STS1 & OUT\_BUF\_STS0 flags automatically when a data set has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR\_OUT\_BUF\_RDY bit.

- If the buffer has one more data set in it, the buffer status flags transition from 112 to 102.
- If the buffer has no more data set in it, the buffer status flags transition from 102 to 002.



## **OUTEndpoint FIFO Flush**

A software flush causes the USB FCU to act as if a data set has been unloaded from the buffer. The user must only set the flush bit when OUT\_BUF\_STS1 = 1, which indicates that one or two data sets have been received. When there is one data set in the buffer, a flush causes the buffer to empty. When there are two data sets in the buffer, a flush causes the older data set to be flushed out from the buffer. A flush also updates the buffer status flags of the corresponding EPx OUT CSR.

The status of Endpoint 1-4 OUT buffers can be obtained from the two status bits of the EPx OUT CSR of the corresponding endpoint as shown in Table 1.36.

Table 1.36. Endpoints 1-4 OUT buffer status

OUT_BUF_STS1	OUT_BUF_STS0		Buffer Status
0	0	No data set in the OUT buffer	
0	1	Single buffer mode:	N/A
		Double buffer mode:	N/A
1	0	Single buffer mode:	N/A
		Double buffer mode:	One data set in the OUT buffer
1	1	Single buffer mode:	One data set in the OUT buffer
		Double buffer mode:	Two data sets in the OUT buffer

#### Interrupt Endpoints

Any endpoint can be used for interrupt transfers. For normal interrupt transfers, the interrupt transactions behave the same as bulk transactions, i.e., no special setting is required.

The IN endpoints may be used to communicate rate feedback information for certain types of isochronous functions. Setting the INTPT bit in the IN CSR register of the corresponding IN CSR enables this function. When the INTPT bit is set, the data toggle bit changes after each packet is sent regardless of the presence or type of handshake that is returned from the host.

The operation sequence for an IN endpoint used to communicate rate feedback information is listed in the following steps.

- 1. Set single buffer mode for the endpoint in use;
- 2. Set INTPT bit of the IN CSR;
- 3. Load interrupt status information and set SET\_IN\_BUF\_RDY bit in the IN CSR;
- 4. Repeat step 3 for all subsequent interrupt status updates.

When an interrupt endpoint is used for rate feedback, the device always has data to send back to the host, even if the data conveys that everything is 'fine'. Therefore, the device never NAKs an IN token from the host. The device always sends out the data in the FIFO in response to an IN token regardless of the IN buffer status bits.

#### **USB Special Function Registers**

The MCU controls USB operation through the use of special function registers. Some USB-related special function registers have a mix of read/write, read only, and write only register bits. Additionally, the bits may be configured to allow the user to write only "0" or "1" to individual bits.

- When accessing these registers, writing "0" to a register that can only be set to "1" by the CPU has no effect on that register bit.
- Writing "1" to a register that can only be set to "0" by the CPU has no effect on that register bit.

All USB SFRs, with the exceptions of Endpoint FIFO data registers, USBAD, and USBC can be accessed by word or by byte at an even or odd address. Endpoint FIFO Data Registers can be accessed by either word or by byte at even addresses only.

The contents of all USB Special Functions Registers, including USB Attach/Detach and USB Control, are preserved after a software reset.

### **USB Attach/Detach Register**

The USB Attach / Detach Register is shown in Figure 1.44. The register is used to attach and detach the USB function from a USB host without physically disconnecting the USB cable. This functionality is enabled by setting P90\_SECOND to a "1". Doing this forces P90 to operate as a pull-up for D+ (through an external 1.5k ohm resistor). The port driver is tri-stated and a "1" is always read from the port bit in this mode. When the ATTACH/DETACH bit is a "1" (and P90\_SECOND is a "1"), P90 is driven with the voltage on UVcc, causing D+ to be pulled up and the host to detect an attach. When the ATTACH/DETACH bit is a "0" (and P90\_SECOND is a "1"), P90 is tri-stated, causing D+ to be pulled down (through the cable and 15k ohm resistor on the host/hub side) and a detach to be registered by the host. A 1.5k ohm pull-up resistor must be connected externally from P90 to D+ when this functionality is used. When it is not used, the 1.5k ohm resistor should be placed between UVcc and D+.

See "Vbus Detect" for information on the vbus detect enable bit.




Figure 1.44. USB Attach/Detach register (USBAD)

## **USB Control Register**

The USB Control Register, shown in Figure 1.45, is used to control the USB FCU. This register is not reset by USB reset signaling. After the USB is enabled (USBC7 set to "1"), a minimum delay of 250ns (three 12 MHz clock periods) is needed before performing any other USB register read/write operations.

## • USBC5 (USB Clock Enable):

The USB clock enable bit is used to enable or disable the USB clock (fUSB). This clock is derived from the Frequency Synthesizer and is required for USB operation.

## • USBC6 (SOF port select):

The SOF port select bit enables or disables outputting a SOF signal on the P92/SOF pin. When this bit is set to "1", an active low pulse is output each time a start of frame packet is detected on the USB. The output pulse width is 166ns (two 12MHz USB clock cycles).

#### • USBC7 (USB Enable):

The USB enable bit is used to enable or disable the USB block. Make sure the USB clock is enabled before setting this bit to "1".




Figure 1.45. USB Control register (USBC)

## **USB Function Address Register**

The USB Function Address Register, shown in Figure 1.46, maintains the 7-bit USB address assigned by the host. The USB FCU uses this register value to decode USB token packet addresses. At reset, when the device is not yet configured, the value is 0016. (For the procedures on how to update this register, refer to Application Notes USB Consecutive Set Address)




Figure 1.46. USB Function Address register (USBA)

## **Power Management Register**

The USB Power Management Register, shown in Figure 1.47, is used for power management in the USB FCU.

# SUSPEND State Flag:

When the USB FCU does not detect any bus activity on D+/D- (in the J-state) for at least 3ms, it updates the Suspend State Flag and generates an interrupt. This flag is cleared when active signaling from the host is detected on D+/D- (The USB FCU generates a resume interrupt), or the CPU sets the Remote Wake-up Bit while in suspend state and it is subsequently cleared by the CPU. If the USB clock was disabled during the suspend state, the SUSPEND state flag is not cleared until after the USB clock is re-enabled.

#### **WAKEUP Control Bit:**

The CPU writes a "1" to the WAKEUP Control Bit for remote wake-up. While this bit is set and the USB FCU is in suspend mode, resume signaling is sent to the host. The CPU must keep this bit set for a minimum of 1ms and a maximum of 15ms before writing a "0" to this bit.




Figure 1.47. USB Power Management register (USBPM)

#### **USB Function Interrupt Status Register**

USB Function Interrupt Status register, shown in Figure 1.48, is used to indicate the condition that caused a USB function interrupt to the CPU. A "1" indicates the corresponding condition caused an interrupt.

# INTST0, INITST2, INTST4 or INTST6 is set to "1" by the USB FCU when:

- The endpoint is enabled from a disabled state;
- A data set is successfully sent:
- A hardware autoflush takes place or the CPU writes "1" to INxCSR6 (FLUSH) if there are one or two data sets in the buffer. This causes the EP1-4 IN buffer status flag to change states.

## INTST1, INTST3, INTST5 or INTST7 is set to "1" by the USB FCU when:

• A data set is successfully received.

**INTST8** is an Error Interrupt Status flag, which indicates that an error has been encountered at any endpoint. This flag is set to "1" by the USB FCU when:

- EP0CSR4 (FORCE\_STALL) flag is set;
- EP0CSR5 (SETUP\_END) flag is set;
- INxCSR2 (UNDER\_RUN) flag is set on any EP1-4 IN endpoint;
- OUTxCSR2 (OVER\_RUN) flag is set on any EP1-4 OUT endpoint;
- OUTxCSR3 (FORCE\_STALL) flag is set on any EP1-4OUT endpoint;






Figure 1.48. USB Interrupt Status register (USBIS)

## **USB Function Interrupt Clear Register**

The USB Function Interrupt Clear register, shown in Figure 1.49, is used by the CPU to clear the USB Function Interrupt Status bits. The CPU writes a "1" to clear a corresponding USB Function Interrupt Status flag.




Figure 1.49. USB Interrupt Clear register (USBIC)

## **USB Function Interrupt Enable Register**

The USB Function Interrupt Enable register, shown in Figure 1.50 is used to enable the corresponding interrupt status conditions that can generate a USB Function interrupt. When the bit of a corresponding interrupt condition is "0", it does not generate a USB function interrupt. When the bit is a "1", it can generate a USB Function interrupt.




Figure 1.50. USB Interrupt Enable (USBIE)

## **USB Frame Number Register**

The USB Frame Number Register, shown in Figure 1.51, contains the 11-bit frame number received from the host.




Figure 1.51. USB Frame Number register (USBFN)

#### **USB ISO Control Register**

The USB ISO Control Register, shown in Figure 1.52, contains the isochronous data transfer control and status information.

#### • ISO UPD

The ISO\_UPD bit is a global bit for endpoints 1-4 and works with IN isochronous pipes only.

When ISO\_UPD = "0", a data packet in an endpoints IN buffer is always 'ready to transmit' when it receives the next IN token from the host (with matched address and endpoint number), if the CPU writes "1" to the corresponding endpoint's SET\_IN\_BUF\_RDY bit, or in AUTO\_SET case, a data packet equal to EPx's MAXP value has been written to the FIFO. When ISO\_UPD = "1" and the ISO bit of the corresponding endpoint's IN CSR is set, the internal 'ready to transmit' signal to the transmit control logic is not activated when the CPU writes "1" to the corresponding endpoint's SET\_IN\_BUF\_RDY bit, or in the AUTO\_SET case, a data packet equal to EPx's MAXP value has been written to the FIFO. Instead it is activated when the next SOF is received, thus the data loaded in frame n is transmitted out in frame n+1.

#### AUTO\_FL

When AUTO\_FL = "1", ISO\_UPD = "1", IN endpoint's ISO bit is set, and the IN endpoint's IN\_BUF\_STS1 & IN\_BUF\_STS0 are "1"s at the time the USB FCU detects a SOF (from the host or from artificial SOF), it automatically flushes the oldest packet from the IN buffer. In this case, IN\_BUF\_STS1 & IN\_BUF\_STS0 are "1"s and indicate that two data packets are in the IN buffer. Double buffering is required for ISO transfer.

#### •ART\_SOF\_ENA

An artificial SOF function enable bit.

## •ART\_SOF\_SET

Artificial SOF function status flag. When this flag is "1", it indicates that an artificial SOF will be generated by the device because of a missing or corrupt SOF packet (when the SOF enable bit is set to "1"). A corrupt SOF packet is any SOF having an error in its 8-bit Pakcet ID (PID) field.

## •CLR\_ART\_SOF

The CPU writes "1" to this bit to clear the ART\_SOF\_SET flag.




Figure 1.52. USB ISO Control register (USBISOC)

## **USB Endpoint Enable Register**

The USB Endpoint Enable Register, shown in Figure 1.53, is used to enable/disable an individual endpoint. EP0 is always enabled and cannot be disabled by firmware. All endpoints are disabled after reset.




Figure 1.53. USB Endpoint Enable register (USBEPEN)

## **USB DMAx Request Register (x = 0 to 3)**

The USB DMAx Request Register, shown in Figure 1.54, selects which USB EPx FIFO read/write requests are used as the DMAC channels 0 to 3 request source. Each USB DMAx Request Registers should have only one bit set at any given time. When multiple bits are set, no request is selected.




Figure 1.54. USB DMAx Request register (x=0 to 3)

### **USB Endpoint 0 CSR**

The Endpoint 0 CSR (Control & Status register), shown in Figure 1.55, contains the control and status information for EP0.

### •EP0CSR0(OUT\_BUF\_RDY):

A status flag, "1" indicates a SETUP packet or an OUT data set is in the OUT buffer, ready for the CPU to unload.

During the data phase, if noncontinuous mode is set, the OUT\_BUF\_RDY bit is "1" when:

• A data packet is received from the host

During the data phase, if continuous mode is set, the OUT\_BUF\_RDY bit is "1" when:

- A data set equal to 128 bytes is received from the host
- · A short packet is received from the host
- A control write status phase has started with pending OUT data packets in the buffer.

## •EP0CSR1(IN\_BUF\_RDY):

A status flag, "1" indicates a data set is in the IN buffer, ready for transmission. The USB FCU clears this bit after the data set is successfully transmitted to the host, or the EP0CSR5 (SETUP\_END) bit is set.

## •EP0CSR2(SETUP):

A status flag, "1" indicates a SETUP packet has been received. The SETUP Flag is a subset of the OUT\_BUF\_RDY flag.

## •EP0CSR3(DATA\_END):

A status flag, "1" indicates the CPU sets the DATA\_END bit. The USB FCU clears this flag after the status phase has started or a new SETUP is received. This flag is a maskable flag. If DATA\_END Flag Mask is a "1" (default), this DATA\_END flag is always a "0" and no EP0 interrupt is caused by the DATA\_END flag being cleared.

## •EP0CSR4(FORCE\_STALL):

A status flag, "1" indicates a protocol error when one of the following occurs:

- Host sends an IN token in the absence of a SETUP stage
- Host sends a bad data toggle in the STATUS stage, (i.e. DATA0 is used)
- Host sends a bad data toggle in the SETUP stage, (i.e. DATA1 is used)
- Host requests more data than specified in the SETUP state, (i.e. IN token comes after DATA\_END bit is set)
- Host sends more data than specified in the SETUP state, (i.e. OUT token comes after DATA\_END bit is set)
- Host sends a larger data packet than the MAXP size

All of the conditions stated (except bad data toggle in the SETUP stage) cause the device to send a STALL handshake for the current IN/OUT transaction. For the bad data toggle in the SETUP stage, the device sends ACK for the SETUP stage and then sends STALL for the next IN/OUT transaction. A STALL handshake caused by the above conditions lasts for one transaction and terminates the ongoing control transfer. Any packet after the STALL handshake will be seen as the beginning of a new control transfer.



### •EP0CSR5(SETUP\_END):

A status flag, "1" indicates a premature completion of a control transfer when one of the following events occurs:

- A control transfer ends before the specific length of data is transferred during the data phase (status phase starts before DATA\_END bit is set)
- A new SETUP is received before successfully completing the status phase of the previous control transfer.

## •EP0CSR6(CLR\_OUT\_BUF\_RDY):

The CPU writes a "1" to this bit after unloading a data set from the buffer. Writing a "1" to this bit clears the OUT\_BUF\_RDY status flag.

## •EP0CSR7(SET\_IN\_BUF\_RDY):

The CPU writes a "1" to this bit after loading a data set to the buffer. Writing a "1" to this bit sets the IN\_BUF\_RDY status flag.

## •EP0CSR8(CLR\_SETUP):

The CPU writes a "1" to this bit to clear the SETUP status flag.

### •EP0CSR9(SET\_DATA\_END):

The CPU writes a "1" to this bit when it writes (IN data phase) the last data packet to the buffer or reads (OUT data phase) the last data packet from the buffer. The CPU sets this bit at the same time (using the same instruction) as it sets the CLR\_OUT\_BUF\_RDY bit or sets the SET\_IN\_BUF\_RDY bit for the last data set. Writing a "1" to this bit sets the DATA\_END status flag.

## •EP0CSR10(CLR\_FORCE\_STALL):

The CPU writes a "1" to this bit to clear the FORCE\_STALL status flag.

### •EP0CSR11(CLR\_SETUP\_END):

The CPU writes a "1" to this bit to clear the SETUP\_END status flag.

## •EP0CSR12(SEND\_STALL):

The CPU writes a "1" to this bit when it decodes an invalid or unsupported request from the host. The CPU should only write a "1" to this bit at the same time it writes a "1" to EP0CSR6 (CLR\_OUT\_BUF\_RDY). When this bit is a "1", the USB FCU returns STALL handshakes for all subsequent IN/OUT transactions. The CPU writes a "0" to clear it after it receives a new SETUP packet. It is up to the firmware to decide what SETUP packet should lead the clearing of the SEND\_STALL bit.

## •EP0CSR13(DATA\_END\_MASK):

This bit is for the CPU to mask or unmask the clearing of DATA\_END as an EP0 interrupt source - default is masked (clearing of DATA\_END does not cause an EP0 interrupt).






Figure 1.55. USB Endpoint 0 Control and Status register (EP0CS)

## **USB Endpoint 0 MAXP Register**

The USB Endpoint 0 MAXP Register, shown in Figure 1.56, indicates the maximum packet size (MAXP) of an EP0 IN/ OUT packet. The default value for EP0 MAXP is 8 bytes. It also contains the enable bits for Control write continuous transfer and control read continuous transfer.




Figure 1.56. USB Endpoint 0 MAXP register (EP0MP)

### **USB Endpoint 0 WRT CNT Register**

The USB Endpoint 0 WRT CNT Register, shown in Figure 1.57, contains the number of bytes of the current data set in the OUT buffer. The USB FCU sets the value in the WRT\_CNT Register after having successfully received a data set from the host. The CPU reads the register to determine the number of bytes to be read from the buffer. The WRT\_CNT value does not decrement upon a CPU read from the FIFO Data Register. The WRT\_CNT value is cleared when the CPU writes a "1" to the CLR\_OUT\_BUF\_RDY bit of the EP0 CSR.




Figure 1.57. USB Endpoint 0 write count register (EP0WC)

#### USB Endpoint x IN CSR (x = 1 to 4)

The USB Endpoint x IN control status register, shown in Figure 1.58, contains control and status information of the respective IN EP 1-4.

## • INxCSR0 (IN\_BUF\_STS0) and INxCSR1 (IN\_BUF\_STS1):

Two status flags, indicate the current status of the IN buffer. These two flags are "1"s after reset, and become "0"s when the respective endpoint is enabled from a disabled state. The buffer status flags get updated when one of the following events occurs:

- 1. The USB FCU successfully sends out a data set to the host.
- 2. The CPU loads a data set to the buffer (writes a "1" to SET\_IN\_BUF\_RDY).
- 3. The CPU writes a "1" to the FLUSH bit or a hardware auto flush takes place.

## •INxCSR2(UNDER\_RUN):

A status flag, "1" indicates an under run has occurred in an isochronous data transfer. The USB FCU updates this flag to a "1" at the beginning of an IN token if no data packet is in the buffer.

# •INxCSR3(SET\_IN\_BUF\_RDY):

The CPU writes a "1" to this bit after loading a data set to the buffer. The CPU can only load data to the buffer and set this bit when INxCSR1 (IN\_BUF\_STS1) is a "0".

## •INxCSR4(CLR\_UNDER\_RUN):

The CPU writes a "1" to this bit to clear the UNDER\_RUN status flag.

## •INxCSR5(TOGGLE\_INIT):

The CPU writes a "1" to this bit to initialize the data sequence, force the next packet's data PID to a DATA0 for transmission. Setting the TOGGLE\_INT bit also resets the FIFO read/write pointers.

## •INxCSR5(TOGGLE\_INIT):

The CPU writes a "1" to this bit to initialize the data sequence, force the next packet's data PID to a DATA0 for transmission. Setting the TOGGLE\_INT bit also resets the FIFO read/write pointers.



### •INxCSR6(FLUSH):

The CPU writes a "1" to this bit to flush the IN buffer.

- When there is one data set in the IN buffer, a flush causes the IN buffer to be empty.
- When there are two data sets in the IN buffer, a flush causes the older data set to be flushed out from the IN buffer.

The USB FCU updates the buffer status bits the same way as a data set is transmitted to the host when it sees a FLUSH. Setting the FLUSH bit during transmission could produce unpredictable results.

#### • INxCSR7 (INTPT):

The CPU writes a "1" to this bit to initialize the endpoint as a rate feedback interrupt endpoint.

## • INxCSR8 (ISO):

The CPU writes a "1" to this bit to set the endpoint as an isochronous data transfer endpoint.

#### •INxCSR9(SEND\_STALL):

The CPU writes a "1" to this bit when the endpoint is stalled (transmitter halt). The USB FCU returns STALL handshakes while this bit is set. The CPU writes a "0" to clear this bit, If the STALL condition no longer exists.

## •INxCSR10(AUTO\_SET):

The CPU writes a "1" to this bit to enable the AUTO\_SET function. AUTO\_SET takes place only when a data packet that is equal to MAXP (or data set that is equal to BUF\_SIZ, in continuous mode) is loaded to the buffer. See "IN (Transmit) FIFO" operation for details.




Figure 1.58. USB Endpoint x IN Control & Status register (EPxICS)

## USB Endpoint x IN MAXP Register (x = 1 to 4)

The USB Endpoint x IN MAXP Register, shown in Figure 1.59, indicates the maximum packet size (MAXP) of EPx IN packet. The default values for all EPx IN MAXP are 0 bytes.




Figure 1.59. USB Endpoint x IN MAXP register (EPxIMP)

#### USB Endpoint x IN FIFO configuration Register (x = 1 to 4)

The USB Endpoint x IN FIFO Configuration Register, shown in Figure 1.60, is used to select various FIFO configurations. When the double buffer bit is set, the effective buffer size =  $2 \times BUF\_SIZ$ . Therefore other EP FIFO buffer's starting locations have to be  $2 \times BUF\_SIZ$  apart.

The user should ensure:

- Buffer Starting Location + Buffer Size do not exceed the 3K byte boundary.
- Endpoint buffers do not overlap with each other.




Figure 1.60. USB Endpoint x IN FIFO Configuration register (EPxIFC)

### USB Endpoint x OUT CSR (x = 1 to 4)

The USB Endpoint x OUT CSR (Control and Status Register), shown in Figure 1.61, contains control and status information for the respective OUT EP 1-4.

### •OUTxCSR0 (OUT\_BUF\_STS0) and OUTxCSR1 (OUT\_BUF\_STS1):

Two status flags, indicate the current status of the OUT buffer. The buffer status flags are updated when one of the following events occurs:

- 1. The USB FCU successfully receives a data set from the host.
- 2. The CPU unloads a data set from the buffer (writes a "1" to CLR\_OUT\_BUF\_RDY).
- 3. The CPU writes a "1" to the FLUSH bit.

### •OUTxCSR2(OVER\_RUN):

A status flag, "1" indicates an over run has occurred in an isochronous data transfer. The USB FCU updates this flag to a "1" at the beginning of an OUT token when two data packets are already present in the buffer.

## •OUTxCSR3(FORCE\_STALL):

A status flag, "1" indicates that the USB FCU detected a Packet size larger than MAXP violation. The USB FCU returns a STALL as a handshake packet for the current transaction.

### •OUTxCSR4(DATA\_ERR):

A status flag, "1" indicates a data error (bit stuffing or CRC error) has occurred in an OUT isochronous data packet.

## •OUTxCSR5(CLR\_OUT\_BUF\_RDY):

The CPU writes a "1" to this bit after unloading a data set from the buffer. The CPU can only unload data from the buffer and set this bit when OUTxCSR1 (OUT\_BUF\_STS1) is a "1".

## •OUTxCSR6(CLR\_OVER\_RUN):

The CPU writes a "1" to this bit to clear the OVER\_RUN status flag.

## •OUTxCSR7(CLR\_FORCE\_STALL):

The CPU writes a "1" to this bit to clear the FORCE\_STALL status flag.

## •OUTxCSR8(CLR\_DATA\_ERR):

The CPU writes a "1" to this bit to clear the DATA\_ERR status flag.

## •OUTxCSR9(TOGGLE\_INIT):

The CPU writes a "1" to this bit to initialize the data sequence, and force the next packet's data PID to a DATA0 for reception.

## •OUTxCSR10(FLUSH):

The CPU writes a "1" to this bit to flush the OUT buffer. This bit must only be set to a "1" when the OUT\_BUF\_STS1 flag is a "1".

- When there is one data set in the OUT buffer, a flush causes the OUT buffer to be empty.
- When there are two data sets in the OUT buffer, a flush causes the older packet to be flushed from the OUT buffer.

The USB FCU updates the buffer status flags the same way as a data set is unloaded from the host when it sees a FLUSH. Setting the FLUSH bit during reception could produce unpredictable results.



## •OUTxCSR11 (ISO):

The CPU writes "1" to this bit to set the endpoint as an isochronous data transfer endpoint.

## •OUTxCSR12(SEND\_STALL):

The CPU writes "1" to this bit when the endpoint is stalled (receiver halt). The USB FCU returns STALL handshakes while this bit is set. The CPU writes "0" to clear this bit, if the STALL condition no longer exists.

## •OUTxCSR13(AUTO\_CLR):

The CPU writes "1" to this bit to enable the AUTO\_CLR function. AUTO\_CLR takes place when a data packet (or a data set, in continuous mode) is unloaded from the buffer, even if the data packet is less than MAXP (or data set is less than BUF\_SIZ, in continuous mode). See "OUT (Receive) FIFO" operation for details.




Figure 1.61. USB Endpoint x OUT Control and Status register (EPxOCS)

## USB Endpoint x OUT MAXP Register (x = 1 to 4)

The USB Endpoint x OUT MAXP register, shown in Figure 1.62, indicates the maximum packet size (MAXP) of EPx OUT packet. The default values for all EPx OUT MAXP are 0 bytes.




Figure 1.62. USB Endpoint x OUT MAXP register (EPxOMP)

## **USB Endpoint x OUT WRT CNT Register (x = 1 to 4)**

The USB Endpoint x OUT WRT CNT Register, shown in Figure 1.63, contains the number of bytes of the current data set in the OUT buffer. The USB FCU sets the value in the WRT\_CNT Register after having successfully received a data set from the host. The CPU reads the register to determine the number of bytes to be read from the buffer. The WRT\_CNT value does not decrement upon a CPU read of the FIFO Data Register. The WRT\_CNT value is cleared (in double buffer mode, the WRT\_CNT value corresponding to the dataset being unloaded is cleared) when the CPU writes "1" to the CLR\_OUT\_BUF\_RDY bit of the OUT CSR or in AUTO\_CLR mode, when the data set is unloaded from the buffer.




Figure 1.63. USB Endpoint x OUT WRT CNT register (EPxWC)

## USB Endpoint x OUT FIFO configuration Register (x = 1 to 4)

The USB Endpoint x OUT FIFO Configuration Register, shown in Figure 1.64, is used to select various FIFO configurations. When double buffer bit is set, the effective buffer size = 2 x BUF\_SIZ. Therefore other EP FIFO buffer's starting locations have to be 2 x BUF\_SIZ apart.

The user should ensure:

- Buffer Starting Location + Buffer Size do not exceed the 3K byte boundary.
- Endpoint buffers do not overlap with each other.




Figure 1.64. USB Endpoint x OUT FIFO register (EPxOFC)

## USB Endpoint x IN FIFO Data Registers (x = 0 to 4)

The USB Endpoint x IN FIFO Data Registers, shown in Figure 1.65 are the USB IN (transmit) FIFO data registers. The CPU writes data to these registers for the respective Endpoint IN FIFO.




Figure 1.65. USB Endpoint x IN FIFO Data register (EPxI)

## USB Endpoint x OUT FIFO Data Register (x = 0 to 4)

The USB Endpoint x OUT FIFO Data Registers, shown in Figure 1.66 are the USB OUT (receive) FIFO data registers. The CPU reads data from these registers for the respective Endpoint OUT FIFO.




Figure 1.66. USB Endpoint x OUT FIFO Data register (EPxO)

M30245 Group Vbus Detect

#### **Vbus Detect**

The Vbus Detect function will detect when the USB host is powered-up during USB self-powered operation. Self-powered operation means the microcontroller has a power source external to the USB. This type of connection requires the need to monitor when the USB host powers-up or powers-down. The other power mode, called Bus-powered mode, means the microcontroller is powered directly from the USB Vbus connection. This type of connection does not require the Vbus detect function because the microcontroller is actually powered from the USB so you know the USB host is already powered-up.

The VbusDTCT pin is used for the Vbus detect function. When operating the USB in self-powered mode, connect the Vbus line from the USB connector to the VbusDTCT pin. The Vbus detect function can be enabled or disabled in the USB attach/detach register (bit 7 at address 001F16). Each time the USB host powers up or powers down, a Vbus detect interrupt will be generated. This interrupt can be enabled or disable using the Vbus detect interrupt control register (address 005C16). When a Vbus detect interrupt is received, the Vbus detect state bit located in the Port 9 data register (bit 1 at address 03F116) should be read to determine if the Vbus is powered up or not.

Figure 1.67 is an example of the USB self-powered mode connection. Figure 1.68 shows the Vbus-related registers.




Figure 1.67. USB self-powered mode connection example




Figure 1.68. Vbus-related memory map

M30245 Group Vbus Detect

To avoid receiving a false Vbus detect interrupt at start-up, the Vbus detect should be enabled before enabling the Vbus detect interrupt. Use the following procedure when enabling the Vbus detect function:

- 1) Enable Vbus detect by setting the Vbus detect enable bit to "1" (bit 7 at address 001F16).
- 2) Clear the Vbus detect interrupt by setting the Vbus detect interrupt request bit to "0" (bit 3 at address 005C16).
- 3) Enable the Vbus detect interrupt by setting the Vbus detect interrupt priority level greater than "000" (bits 2-0 at address 005C<sub>16</sub>)

Figure 1.69 shows the Vbus detect interrupt timing




Figure 1.69. Vbus detect interrupt timing

# **Direct memory access controller**

This microcomputer has four DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of a DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.70 shows the DMAC block diagram. Table 1.37 shows the DMAC specifications. Figure 1.71 to Figure 1.73 show the registers used by the DMAC.

Either a write signal to the software DMA request bit or an interrupt request signal can be used as the DMA transfer request signal. But the DMA transfer is not affected by either the interrupt enable flag (I flag) or by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't match the number of transfers. For details, see the description of the DMA request bit.




Figure 1.70. DMAC block diagram

Table 1.37. DMAC specifications

ltem	Specification	
No. of channels	4 (cycle steal method)	
Transfer memory space	<ul> <li>From any address in the 1M bytes space to a fixed address</li> <li>From a fixed address to any address in the 1M bytes space</li> <li>From a fixed address to a fixed address (note that DMA related registers [0020<sub>16</sub> to 003F<sub>16</sub> and 0180<sub>16</sub> to 019F<sub>16</sub>] cannot be accessed)</li> </ul>	
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)	
DMA request factors (Note)	Falling edge of INT0, INT1, INT2 or both edges     Timer A0 to Timer A4 interrupt requests     UART0-3 transfer and receive interrupt requests     A/D conversion interrupt request     Software triggers     DM Atriggers     Serial Sound Interface 0-1 transmit and receive interrupt     USB triggers, selectable by endpoint	
Channel priority	High to low priority: DMA0, DMA1, DMA2, DMA3	
Transfer unit	8 bits or 16 bits	
Transfer address direction	Forward/fixed (forward direction cannot be specified for both source and destination simultaneously)	
Transfer mode	Single transfer mode     After the transfer counter underflows, the DMA enable bit is set to "0" and the DMAC becomes inactive     Repeat transfer mode     After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. The DMAC remains active unless a "0" is written to the DMA enable bit.	
DMA interrupt request generation timing	When an underflow occurs in transfer counter	
Active	<ul> <li>When the DMA enable bit is set to "1", the DMAC is active.</li> <li>When the DMAC is active, data transfer starts each time the DMA transfer request signal occurs.</li> </ul>	
Inactive	When the DMA enable bit is set to "0", the DMAC is inactive     After the transfer counter underflows in single transfer mode.	
Forward address pointer and reload timing for transfer counter	When data transfer starts immediately after turning DMAC active, or when the transfer counter underflows in repeat transfer mode, the value of the source pointer or destination pointer (whichever is specified for forward direction) is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter.	
Writing to register	<ul> <li>Registers specified for forward direction transfer are always write enabled.</li> <li>Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0".</li> </ul>	
Reading the register	Can be read at any time. However, when the DMA enable bit is "1", reading the register set-up as the forward register is the same as reading the value of the forward address pointer.	

Note: DMA transfer is not effective to any interrupts. DMA transfer is not affected by the interrupt enable flag (I flag) or by the interrupt priority level.






Figure 1.71. DMAC register (1)




Figure 1.72. DMAC register (2)




Figure 1.73. DMAC register (3)

#### **Transfer modes**

## Single transfer mode

DMA transfer occurs until the tranfer counter underflows. Afterward, the DMA becomes inactive.

### Repeat transfer mode

The DMA remains active even after the transfer counter underflows. The transfer counter and forward direction address pointer are reloaded after each transfer counter underflow. The DMA becomes inactive when "0" is written to the DMA enable bit.

#### DMA enable bit

Setting the DMA enable bit to "1" makes the DMAC active. If data transfer starts immediately after the DMAC is turned active, the following operations are carried out:

- (1) Reloads the value of either the source pointer or the destination pointer the one specified for the forward direction to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus writing "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is written to the DMA enable bit.

## **DMA** request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request causes for each channel (DMiSL registers).

DMA request causes include the following.

- Internal causes triggered by using the interrupt request signals from the built-in peripheral functions and software DMA request all controlled by software.
- External causes effected by utilizing the input from external interrupt signals.

For the selection of DMA request causes, see the descriptions of the DMAi request cause select registers.

The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set "1" or to "0"). It turns to "0" immediately before data transfer starts.

In addition, this bit can be set to "0" by software, but it cannot be set to "1".

There can be instances in which a change in the DMA request cause selection bits causes the DMA request bit to turn to "1". Make sure to set the DMA request bit to "0" after the DMA request cause selection bits are changed.

The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by software, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit.

The timing changes of the DMA request bit are discussed in the following section.



#### Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors.

Turning the DMA request bit to "1" due to an internal factor is timed to be effected immediately before the transfer starts.

## **External factors**

An external factor is a DMA request caused from the INTi pin input edge ("i" reflects the DMAC channel used). Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.

The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example).

With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.

## Priorities of the channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU. The DMA priority levels are:

DMA0 > DMA1 > DMA2 > DMA3

Figure 1.74 is an example of DMA transfer effected by external factors when DMA0 and DMA1 requests occur in the same sampling cycle.




Figure 1.74. An example of DMA transfer by external factors

## Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle is longer when software waits are inserted.

#### Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

### Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

#### Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 1.75 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example, if data is being transferred in 16-bit units on an 8-bit bus (2), two bus cycles are required for both the source read cycle and the destination write cycle.

## Transfer cycle calculations

Any combination of even or odd transfer read and write addresses is possible. Table 1.38a shows the number of DMAC transfer cycles. Table 1.38b shows the Coefficient j,k.

The number of DMAC transfer cycles calculation is:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k




Figure 1.75. Example of the transfer cycles for a source read

M30245 Group DMA

Table 1.38a. DMA transfer cycles

	Dog and Mi	Acces	Single-chip mode		Memory expansion mode Microprocessor mode	
Transfer unit	Bus width	address	No. of read cycles	No. of write cycles	No. of read cycles	No. of write cycles
	16-bit (BYTE = "L")	Even	1	1	1	1
8-bit transfers (DMBIT = "1")		Odd	1	1	1	1
	8-bit (BYTE = "H")	Even	-	_	1	1
		Odd	_	_	1	1
16-bit transfers (DMBIT = "0")	16-bit (BYTE = "L")	Even	1	1	1	1
		Odd	2	2	2	2
	8-bit (BYTE = "H")	Even	_	_	2	2
		Odd	_	_	2	2

Table 1.38b. Coefficient j,k

	Internal mem		External	memory		
	Internal ROM/RAM SFR area		no wait		with wait (Note	1)
	Internal Now/NAW	SFR alea		1 wait	2 waits	3 waits
j	1	2	1	2	3	4
k	1	2	2	2	3	4

Note 1: Depends on the value set in the CSE register.

### **Precautions**

# Writing to the DMAE bit in DMiCON register

If the following conditions are met:

The DMAE bit is set to "1" again while it is already set to "1" (DMAi is in active state).

A DMA request may occur simultaneously when the DMAE bit is being written.

Follow the steps below:

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously (Note 1).

Step 2: Make sure that the DMAi is in an initial state (Note 2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

Note 1: The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained. Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

Note 2: Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of a transfer, the DMAi is not in an initial state.

### Timer A

Except in event counter mode, Timers A0 through A4 all have the same function. Use the Timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.

Figure 1.76 and Figure 1.77 show block diagrams of Timer A. Figure 1.78 to Figure 1.80 show the Timer A-related registers.




Figure 1.76. Timer A block diagram (1)




Figure 1.77. Timer A block diagram (2)




Figure 1.78. Timer A-related registers (1)





Figure 1.79. Timer A-related registers (2)



Note: Use MOV instruction to write to this register

# One-shot start flag



Note 1: The value is "0" when read.

Note 2 : Set the corresponding port direction register to "0".

Note 3: To start count in one-shot timer mode, do not use an extrenal trigger input.

Figure 1.80. Timer A-related register (3)

# Timer mode

In this mode, the timer counts an internally generated count source. Timer A in timer mode specifications are shown in Table 1.39. Figure 1.81 shows the Timer Ai mode register in timer mode.

Table 1.39. Timer mode specifications

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	Down count     When the timer underflows, it loads the reload register contents before continuing counting
Divide ratio	1/(n+1) n: Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TAilN pin function	Programmable I/O port or gate input.
TAiout pin function	Programmable I/O port or pulse output.
Read from timer	Count value can be read out by reading Timer Ai register
Write to timer	<ul> <li>When counting is stopped and a value is written to Timer Ai register, it is written to both the reload register and counter</li> <li>Whencountingis in progressand avalue iswritten to Timer Ai register, it is written only to the reload register (to be transferred to counter at the next reload time)</li> </ul>
Select function	Gate function-Counting can be started and stopped by TAilN pin's input signal     Pulse output function-Each time the timer underflows, the TAio∪T pin's polarity isreversed




Figure 1.81. Timer Ai mode register in timer mode

### **Event counter mode**

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 1.40 lists timer specifications when counting a single-phase external signal. Table 1.41 lists timer specifications when counting a two-phase external signal. Figure 1.82 shows the Timer Ai mode register in event counter mode (excluding two-phase pulse signal processing). Figure 1.83 shows the Timer Ai mode register in event counter mode when using two-phase pulse signal processing.

Table 1.40. Event counter mode specifications (excluding two-phase pulse signal)

Item	Specification
Count source	External signals input to TAilN pin (effective edge can be selected by software)     TAj overflow
Count operation	<ul> <li>Up count or down count can be selected by external signal or software.</li> <li>When the timer overflows or underflows, it reloads the reload register contents before counting continues. (Note)</li> </ul>
Divide ratio	1/(FFFF <sub>16</sub> - n + 1) for up count 1/(n + 1) for down count n: Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer overflows or underflows
TAilN pin function	Programmable I/O port or count source input
TAIOUT pin function	Programmable I/O port, pulse output, or up/down count select input.
Read from timer	Count value can be read out by reading Timer Ai register
Write to timer	<ul> <li>When counting is stopped and a value is written to Timer Ai register, it is written to both the reload register and counter</li> <li>Whencountingis in progressand avalue iswritten to Timer Ai register, itis written only to the reload register (to be transferred to the counter at the next reload time)</li> </ul>
Select function	<ul> <li>Free-run count function</li> <li>Even when the timer overflows or underflows, the reload register content is not reloaded.</li> <li>Pulse output function</li> <li>Each time the timer overflows or underflows, the TAiout pin's polarity is reversed</li> </ul>

Note: This does not apply when the free-run function is selected

Table 1.41. Timer specifications in event counter mode (when processing two-phase pulse signal)

ltem	Specification	
Count Source	•Two-phase pulse signals input to TAilN or TAiOUT pin	
Count operation	•Up count or down count can be selected by two-phase pulse signal •When the timer overflows or underflows, the reload register content is loaded and the timer starts over again (Note 1)	
Divide ratio	1/ (FFFF <sub>16</sub> - n + 1) for up count 1/ (n+1) for down count n: Set value	
Count start condition	Count start flag is set (=1)	
Count stop condition	Count start flag is reset (=0)	
Interrupt request generation timing	Timer overflow or underflows	
TAilN pin function	Two-phase pulse input	
TAiout pin function	Two-phase pulse input	
Read from timer	Count value can be read out by reading Timer A2, A3, or A4 register	
Writer to timer	<ul> <li>When counting is stopped and a value is written to Timer A2, A3, or A4 register, it is written to both the reload register and counter</li> <li>When counting is in progress and a value is written to Timer A2, A3, or A4 register, it is written only to the reload register (to be transferred to the counter at the next reload time).</li> </ul>	
Select function (Note 2)	The timer counts up rising edges or counts down falling edges on the TAiIN pin when the input signal on the TAiOUT pin is "H"  TAiOUT  **Multiply-by-4 processing operation (Timer A3 and Timer A4)  If the phase relationship is such that the TAiIN pin goes "H" when the input signal on the TAiOUT pin is "H", the timer counts up rising and falling edges on the TAiOUT and TAiIN pins.  If the phase relationship is such that the TAIIN pin goes "L" when the input signal on the TAiOUT pin is "H", the timer counts down rising and falling edges on the TAiOUT and TAIIN pins.  TAiOUT  Count up all edges  Count down all edges  Count down all edges	

Note 1: This does not apply when the free-run function is selected.

Note 2: Timer A3 is selectable. Timer A2 is fixed to normal processing operation and Timer A4 is fixed to multiply-by-4 operation.




Figure 1.82. Timer Ai mode register in event counter mode (not using two-phase processing)




Figure 1.83. Timer Ai mode register in event counter mode (using two-phase processing)

## One-shot timer mode

In this mode, the timer operates only once. Table 1.42 shows the timer specifications for Timer A in one-shot timer mode. When a trigger occurs, the timer starts counting down until it reaches 000016. Figure 1.84 shows the Timer Ai mode register in one-shot timer mode.

Table 1.42. Timer specifications in one-shot timer mode

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	<ul> <li>The timer counts down</li> <li>When the count reaches 0000<sub>16</sub>, the timer stops counting after reloading a new count</li> <li>If a trigger occurs when counting, the timer reloads a newcount and restarts counting</li> </ul>
Divide ratio	1/n n: Set value
Count start condition	<ul> <li>An external trigger is input</li> <li>The timer overflows</li> <li>The one-shot flag is set (=1)</li> </ul>
Count stop condition	<ul> <li>A new count is reloaded after the count has reached 0000<sub>16</sub></li> <li>The count start flag is reset (=0)</li> </ul>
Interrupt request generation timing	The count reaches 0000 <sub>16</sub>
TAilN pin function	Programmable I/O port or trigger input.
TAIOUT pin function	Programmable I/O port or pulse output.
Read from timer	When Timer Ai register is read, the value is indeterminate.
Write to timer	<ul> <li>When counting has stopped and a value is written to Timer Ai, it is also written to the reload register and counter.</li> <li>When counting is in progress and a value is written to Timer Ai, it is written to only the reload register (Transferred to the counter at next reload time)</li> </ul>




Figure 1.84. Timer Ai mode register in one-shot timer mode

# Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. Table 1.43 shows the timer specification for Timer in pulse width modulation mode. In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.85 shows the Timer Ai mode register in pulse width modulation mode. Figure 1.86 shows an example of how a 16-bit pulse width modulator operates. Figure 1.87 shows an example of how an 8-bit pulse width modulator operates.

Table 1.43. Timer specifications in pulse width modulation mode

Item	Specification		
Count source	f1, f8, f32, fc32		
Count operation	<ul> <li>The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new count at a rising edge of the PWM pulse and continues counting</li> <li>The timer is not affected by a trigger that occurs when counting</li> </ul>		
16-bit PWM	High level width		
8-bit PWM	<ul> <li>High level width n X (m+1)/fi n: values set to Timer Ai register's high-order address</li> <li>Cycle time (2<sup>8</sup>-1) X (m+1)/fi m:values set to Timer Ai register's low-order address</li> </ul>		
Count start condition	External trigger is input     The timer overflows     The count start flag is set (=1)		
Count stop condition	The count start flag is reset (=0)		
Interrupt request generation timing	PWM pulse goes "L"		
TAilN pin function	Programmable I/O port or trigger input		
TAiout pin function	Pulse output Two-phase pulse input.		
Read from timer	When Timer Ai is read, the value is indeterminate.		
Write to timer	<ul> <li>When counting has stopped and a value is written to Timer Ai, it is written to both the reload register and counter.</li> <li>When counting is in progress and a value is written to Timer Ai, it is written to only the reload register (Transferred to the counter at next reload time)</li> </ul>		




Figure 1.85. Timer Ai mode register in pulse width modulation mode




Figure 1.86. Example of a 16-bit pulse width modulator operation




Figure 1.87. Example of an 8-bit pulse width modulator operation

### **Precautions**

#### Timer mode

The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress.

Reading the Timer Ai register with the reload timing gets "FFFF16".

After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting

### **Event counter mode**

The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting.

Reset the timer when counting has stopped in free run type.

If using "Free-Run type", the timer register contents may be unknown when counting begins. Set the timer value immediately after counting has started.

Example if the up/down count is not switched:

- Enable the "Reload" function and write to the timer register before counting begins.
- Rewrite the value to the timer register immediately after counting has started.
- If counting up, rewrite "000016" to the timer register.
- If counting down, rewrite "FFFF1" to the timer register. This will cause the same operation as "Free-Run type".

Example if the up/down count is switched:

- Use the "Reload type" operation until the first count pulse is input.
- Switch to "Free-Run type".

# One-shot timer mode

Setting the count start flag to "0" while a count is in progress causes as the following:

- The counter stops counting and a content of reload register is reloaded.
- The TAiout pin outputs "L" level.
- The interrupt request generated and the Timer Ai interrupt request bit goes to"1".

The output from the one-shot timer synchronizes with the count source generated internally. Therefore, when an external trigger has been selected, a delay of one cycle of count source (maximum) occurs between the trigger input to the TAIIN pin and the one-shot timer output.

The Timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:

- Selecting one-shot timer mode after reset.
- Changing operation mode from timer mode to one-shot timer mode.
- Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to "0" after the above listed changes have been made.

If a trigger occurs while a count is in progress, after the counter performs one down count following the reoccurrence of a trigger, the reload register contents are reloaded, and the count continues.

To generate a trigger while a count is in progress, generate the second trigger after a period longer than one cycle of the timer's count source after the previous trigger occurred.

### Pulse modulation mode

The Timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:

- Selecting PWM mode after reset.
- Changing operation mode from timer mode to PWM mode.
- Changing operation mode from event counter mode to PWM mode.

Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to "0" after the above listed changes have been made.

Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiouT pin is outputting an "H" level in this instance, the output level goes to "L", and the Timer Ai interrupt request bit goes to "1". If the TAiouT pin is outputting an "L" level in this instance, the level does not change, and the Timer Ai interrupt request bit does not becomes "1".



## **Serial Communication**

Serial I/O is configured as four channels: UART0 to UART3.

UART0 to UART3 have an exclusive timer to generate a transfer clock so they can operate independently of one another.

Figure 1.88 shows the block diagram of UARTi (i = 0 to 3).

UARTi has two operation modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O (UART) mode.

The contents of the serial I/O mode select bits (bits 0 to 2 at address 03A816, 036816, 033816, 032816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. It also has the bus collision detection function that generates an interrupt request if the TxD pin and RxD pin are in different levels.

Figure 1.89 to Figure 1.93 show the UARTi related-registers.




Figure 1.88. UARTi block diagram






Figure 1.89. Serial I/O-related registers (1)





Note 1: When I<sup>2</sup>C bus interface mode is selected, set the port direction register for the corresponding port (SCLi) to 0, or the port direction register to 1 and the port data register to 1. When a mode other than serial I/O mode is selected, set the port direction register for the corresponding port (CLKi) to 0.

Note 2: Normally set to "0"

Note 3: Set the corresponding port direction register to "0" when receiving.

Figure 1.90. Serial I/O-related registers (2)




Figure 1.91. Serial I/O-related registers (3)




Figure 1.92. Serial I/O-related registers (4)




Figure 1.93. Serial I/O-related registers (5)

# Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.44 list the specifications of the clock synchronous serial I/O mode.

Table 1.44. Clock synchronous serial I/O mode specifications

Item	Specification
Transfer data format	Transfer data length: 8-bits
Transfer clock	<ul> <li>When internal clock is selected (bit 3 at address 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> ="0"): fi/2(m+1) (Note 1) fi = f1, f8, f32</li> <li>When external clock is selected (bit 3 at 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "1"): Input from CLKi pin</li> </ul>
Transmission/reception control	CTS function/RTS function/CTS, RTS function not used
Transmission start condition	• To start transfer, the following criteria must be met: $ -\text{Transmit enable bit (bit 0 at } 03\text{AD}_{16}, \ 036D_{16}, \ 033D_{16}, \ 032D_{16}) = "1" \\ -\text{Transmit buffer empty flag (bit } \underline{1} \ \text{at } 03\text{AD}_{16}, \ 036D_{16}, \ 033D_{16}, \ 032D_{16}) = "0" \\ -\text{When } \overline{\text{CTS}} \ \text{function selected, } \overline{\text{CTS}} \ \text{input level} = "L" \\ \text{• Furthermore, if external clock is selected, the following requirements must also be met: } \\ -\text{CLKi polarity select bit (bit } 6 \ \text{at } 03\text{AC}_{16}, \ 036C_{16}, \ 033C_{16}, \ 032C_{16}) = "0": \text{CLKi input level} = "H" \\ -\text{CLKi polarity select bit (bit } 6 \ \text{at } 03\text{AC}_{16}, \ 036C_{16}, \ 033C_{16}, \ 032C_{16}) = "1": \text{CLKi input level} = "L" \\ \end{aligned} $
Receive start condition	• To start reception, the following requirement must be met: $-\text{Receive enable bit (bit 2 at } 03\text{AD}_{16}, 036D_{16}, 033D_{16}, 032D_{16}) = "1" \\ -\text{Transmit enable bit (bit 0 at } 03\text{AD}_{16}, 036D_{16}, 033D_{16}, 032D_{16}) = "1" \\ -\text{Transmit buffer empty flag (bit 1 at } 03\text{AD}_{16}, 036D_{16}, 033D_{16}, 032D_{16}) = "0" \\ \bullet \text{ Furthermore, if external clock is selected, the following requirement must be met: } -\text{CLKi polarity select bit (bit 6 at } 03\text{AC}_{16}, 036C_{16}, 033C_{16}, 032C_{16}) = "0": \text{CLKi input level} = "H" \\ -\text{CLKi polarity select bit (bit 6 at } 03\text{AC}_{16}, 036C_{16}, 033C_{16}, 032C_{16}) = "1": \text{CLKi input level} = "L" \\ \end{tabular}$
Interrupt request generation timing	When transmitting: -Transmit interrupt cause select bit (bit 4 at 3AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> ) = "0": Interrupt requested when data transfer from UARTi transfer buffer register to UARTi transmit register is complete -Transmit interrupt cause select bit (bit 4 at 3AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> ) = "1": Interrupt requested when data transmission from UARTi transmit register is complete  When receiving: -Interrupt requested when data transfer from UARTi receive register to UARTi receive buffer register is completed.
Error detection	Overrun error (Note 2)     This error occurs if the serial I/O starts receiving the next data and receives the 7th bit of the next data before reading the UiRB register.
Select function	<ul> <li>CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge or the transfer clock can be selected</li> <li>LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected</li> <li>Continuous receive mode selection Reception is enabled simultaneously by a read form the receive buffer register</li> <li>Switching serial data log Reverse data when writing to the transmission buffer register or reading the reception buffer register can selected</li> <li>TxD, RxD, I/O polarity reverse This function reverses the TxD port output and RxD port input. All I/O data level is reversed.</li> </ul>

Note 1: "m" denotes the value  $00_{16}$  to  $FF_{16}$  that is set in the UART bit rate generator.

Note 2: If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit of the SiRIC register does not change.



Table 1.45 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open drain is selected, this pin is in floating state.)

Figure 1.94. shows the typical transmit receive timings in clock synchronous serial I/O mode.

Table 1.45. Input/output pin functions in clock synchronous serial I/O mode

Pin name	Function	Method of selection
TxDi (P6 <sub>3</sub> , P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>4</sub> )	Serial data output	
RxDi (P6 <sub>2</sub> , P6 <sub>6</sub> , P7 <sub>1</sub> , P7 <sub>5</sub> )	Serial data input	Port P6 <sub>2</sub> , P6 <sub>6</sub> , P7 <sub>1</sub> and P7 <sub>5</sub> direction register (bits 2 and 6 at address $03EE_{16}$ , bit 1 and 5 at address $03EF_{16}$ ) = "0". Can be used as an input port when performing transmission only.
	Programmable I/O port	Internal/external clock select bit (bit 3 at addresses 03A8 <sub>16</sub> , 0368 <sub>16</sub> , 0338 <sub>16</sub> , 0328 <sub>16</sub> ) = "0"
CLKi (P6 <sub>1</sub> , P6 <sub>5</sub> , P7 <sub>2</sub> , P7 <sub>6</sub> )	Transfer clock input	Internal/external clock select bit (bit 3 at addresses $03A8_{16}$ , $0368_{16}$ , $0338_{16}$ , $0328_{16}$ ) = "1" Port P6 <sub>1</sub> , P6 <sub>5</sub> , P7 <sub>2</sub> and P7 <sub>6</sub> direction register (bits 1 and 5 at address $03EE_{16}$ , bit 2 and 6 at address $03EF_{16}$ ) = "0"
CTSi/RTSi (P6 <sub>0</sub> , P6 <sub>4</sub> , P7 <sub>3</sub> , P7 <sub>7</sub> )	CTS input	
	RTS output	
	Programmable I/O port	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03AC <sub>16</sub> , 036C <sub>16</sub> , 033C <sub>16</sub> , 032C <sub>16</sub> ) = "1"




Figure 1.94. Typical transmit/receive timing in clock synchronous serial I/O mode

### Polarity select function

As shown in Figure 1.95 the CLK polarity select bit (bit 6 at addresses 03AC16, 036C16, 033C16, 032C16) allows selection of the polarity of the transfer clock.




Figure 1.95. Transfer clock polarity

## LSB first/MSB first select function

As shown in Figure 1.96, when the transfer format select bit (bit 7 at addresses 03AC16, 036C16, 033C16, 032C16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




Figure 1.96. Transfer format

### **Continuous receive function**

If the continuous receive mode enable bit (bit 5 at address 03AD16, 036D16, 033D16, 032D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer is read out, the unit simultaneously goes to a receive enable state without having to set dummy data back to the transmit buffer register again.

# Serial data logic switch function

When the data logic select bit (bit 6 at address 03AD16, 036D16, 033D16, 032D16) = "1", and writing to the transmit buffer register or reading from the receive buffer register, data are inverted. Figure 1.97 shows the example of serial data logic switch timing.




Figure 1.97. Serial data logic switch timing

# Clock asynchronous serial I/O (UART) mode

UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 1.46 lists the specifications of the UART mode.

Table 1.46. Specifications of clock asynchronous serial I/O mode

Item	Specification
Transfer data format	<ul> <li>Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected</li> <li>Start bit: 1 bit</li> <li>Parity bit: odd, even, or neither is selected</li> <li>Stop bit: 1 bit or 2 bits as selected</li> </ul>
Transfer clock	<ul> <li>When internal clock is selected (bit 3 at address 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "0"): fi/ 16(m+1) (Note 1) fi = f1, f8, f32</li> <li>When external clock is selected (bit 3 at address 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "1"): fEXT/16/(m+1) (Notes 1, 2)</li> </ul>
Transmission/reception control	CTS function, RTS function, CTS/RTS function chosen to be invalid
Transmission start condition	To start transmission, the following requirements must be met:  -Transmit enable bit (bit 0 at addresses 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> ) = "1"  -Transmit buffer empty flag (bit 1 at address 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> ) = "0"  -When CTS function is selected CTS input level = "1"
Receive start condition	To start receive, the following conditions must be met:     -Receive enable bit (bit 2 at addresses 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> ) = "1"     -Start bit detection
Interrupt request generation timing	<ul> <li>When transmitting         <ul> <li>Transmit interrupt cause select bits (bit 4 at address 03AD<sub>16</sub>, 036D<sub>16</sub>, 033D<sub>16</sub>, 032D<sub>16</sub>) =</li> <li>"0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is complete.</li> <li>Transmit interrupt cause select bits (bit 4 at address 03AD<sub>16</sub>, 036D<sub>16</sub>, 033D<sub>16</sub>, 032D<sub>16</sub>) =</li> <li>"1": Interrupts requested when data transmission from UARTi transfer register is complete.</li> </ul> </li> <li>When receiving         <ul> <li>Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is complete.</li> </ul> </li> </ul>
Error detection	<ul> <li>Overrun error (Note 3)         This error occurs if the serial I/O starts receiving the next data and receives the 7th bit of the next data before reading the UiRB register.     </li> <li>Framing error         This error occurs when the number of stop bits set is not detected     </li> <li>Parity error         If parity is enabled this error occurs when the number of "1"s in parity and character bits does not match the number of "1"s set     </li> <li>Error sum flag         This flag is set (=1) when any overrun, framing, and parity error occurs     </li> </ul>
Select function	<ul> <li>Serial data logic switch This function reverses the logic of transferred data. Start bit, parity bit and stop bit are not reversed.</li> <li>TxD, RxD I/O polarity switch This function reverses the TxD port output and RxD port input. All I/O data levels are reversed.</li> </ul>

Note 1: 'm' denotes the value 00  $_{16}$  to FF $_{16}$  that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLKi pin.

Note 3: If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit of the SiRIC register does not change.



Table 1.47 lists the functions of the input/output pins during UART mode. Note that the period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open drain is selected, this pin is in floating state.) Figure 1.98 shows typical transmit timings in UART mode. Figure 1.99 shows typical receive timings in UART mode.

Table 1.47. Input/output pin functions in UART mode

Pin name	Function	Method of selection
TxDi (P6 <sub>3</sub> , P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>4</sub> )	Serial data output	
RxDi (P6 <sub>2</sub> , P6 <sub>6</sub> , P7 <sub>1</sub> , P7 <sub>5</sub> )	Serial data input	Port P6 <sub>2</sub> , P6 <sub>6</sub> , P7 <sub>1</sub> and P7 <sub>5</sub> direction register (bits 2 and 6 at address $03EE_{16}$ , bit 1 and 5 at address $03EF_{16}$ ) = "0". Can be used as an input port when performing transmission only.
	Programmable I/O port	Internal/external clock select bit (bit 3 at addresses 03A8 <sub>16</sub> , 0368 <sub>16</sub> , 0338 <sub>16</sub> , 0328 <sub>16</sub> ) = "0"
CLKi (P6 <sub>1</sub> , P6 <sub>5</sub> , P7 <sub>2</sub> , P7 <sub>6</sub> )	Transfer clock input	Internal/external clock select bit (bit 3 at addresses $03A8_{16}$ , $0368_{16}$ , $0338_{16}$ , $0328_{16}$ ) = "1" Port P6 <sub>1</sub> , P6 <sub>5</sub> , P7 <sub>2</sub> and P7 <sub>6</sub> direction register (bits 1 and 5 at address $03EE_{16}$ , bit 2 and 6 at address $03EF_{16}$ ) = "0"
CTSi/RTSi (P6 <sub>0</sub> , P6 <sub>4</sub> , P7 <sub>3</sub> , P7 <sub>7</sub> )	CTS input	
	RTS output	
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03AC <sub>16</sub> , 036C <sub>16</sub> , 033C <sub>16</sub> , 032C <sub>16</sub> ) = "1"




Figure 1.98. Typical transmit timings in UART mode




Figure 1.99. Typical receive timing in UART mode

# Serial data logic switch function

When the data logic select bit (bit 6 of address 03AD16, 036D16, 033D16, 032D16) is set to "1", data is inverted when writing to the transmission buffer register or reading the reception buffer register. Figure 1.100 shows an example of timing for switching serial data logic.




Figure 1.100. Timing for switching serial data logic

# TxD, RxD I/O polarity reverse function

This function reverses the TxD pin output and RxD pin input. The level of any data input or output including the start bit, stop bits and parity bit, is reversed. Set this function to "0", (not to reverse) for normal use.

### **Bus collision detection function**

This function samples the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock. If their values are different, then an interrupt request occurs. Figure 1.101 shows an example of detection timing of a bus collision in UART mode.




Figure 1.101. Detection timing of a bus collision in UART mode

# **UART mode (compliant with the SIM interface)**

The SIM interface is used for connecting the microcomputer with a memory card IC or a similar device. Adding some extra settings in UART mode allows the user to effect this function. Table 1.48 shows the specifications of UART mode compliant with SIM interface. Figure 1.102 shows typical transmit/receive timing in UART mode compliant with SIM interface.

Table 1.48. Specifications of UART mode compliant with the SIM interface

Item	Specification
Transfer data format	<ul> <li>Transfer data 8-bit UART mode (bits 2 to 0 of address 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "101<sub>2</sub>")</li> <li>One stop bit (bit 4 of addresses 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "0")</li> <li>With the direct format:     -Set parity to "even" (bits 5 and 6 of addresses 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "1")</li> <li>-Set data logic to "direct" (bit 6 of address 03AD<sub>16</sub>, 036D<sub>16</sub>, 033D<sub>16</sub>, 032D<sub>16</sub> = "0")</li> <li>-Set transfer format to LSB (bit 7 of address 03AC<sub>16</sub>, 036C<sub>16</sub>, 033C<sub>16</sub>, 032C<sub>16</sub> = "0")</li> <li>With the inverse format:     -Set parity to "odd" (bit 5 and 6 of address 03A8<sub>16</sub>, 0368<sub>16</sub>, 0338<sub>16</sub>, 0328<sub>16</sub> = "0" and "1" respectively)</li> <li>-Set data logic to "inverse" (bit 6 of address 03AD<sub>16</sub>, 036D<sub>16</sub>, 033D<sub>16</sub>, 032D<sub>16</sub> = "1")</li> <li>-Set transfer format to MSB (bit 7 of address 03AC<sub>16</sub>, 036C<sub>16</sub>, 033C<sub>16</sub>, 032C<sub>16</sub> = "1")</li> </ul>
Transfer clock	•With the internal clock selected (bit 3 of address 03A8 <sub>16</sub> , 0368 <sub>16</sub> , 0338 <sub>16</sub> , 0328 <sub>16</sub> = "0"): fi/ 16(m+1) (Note 1): fi=f1, f8, f32 •With an external clock selected (bit 3 of address 03A8 <sub>16</sub> , 0368 <sub>16</sub> , 0338 <sub>16</sub> , 0328 <sub>16</sub> = "1"): fEXT/ 16(m+1) (Notes 1,2)
Transmission/reception control	•Disable the CTS and RTS function (bit 4 of address 03AC <sub>16</sub> , 036C <sub>16</sub> , 033C <sub>16</sub> , 032C <sub>16</sub> = "1")
Other settings	•Set transmission interrupt factor to "transmission completed" (bit 4 of address $03AD_{16}$ , $036D_{16}$ , $033D_{16}$ , $032D_{16}$ = "1") •Set N-channel open drain output to TxD pin in UART0, 1, 3 (bit 5 of address $03AC_{16}$ , $036C_{16}$ , $032C_{16}$ = "1")
Transmission start condition	•Transmit enable bit (bit 0 of address 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> = "1") •Transmit buffer empty flag (bit 1 of address 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> = "0")
Receive start condition	• Receive enable bit (bit 2 of address 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> = "1") • Detection of a start bit
Interrupt request generation timing	When transmitting -When data transmission from the UART0 to UART3 transfer register is completed (bit 4 of address 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> = "1") When receiving -When data transfer from the UART0 to UART3 receive register to the UART0 to UART3 receive buffer register is completed.
Error detection	Overrun error (See UART specifications) Framing error (See UART specifications) Parity error (See UART specifications) On the reception side, an "L" level is output from the TxDi pin by use of the parity error signal output functions (bit 7 of address 03AD <sub>16</sub> , 036D <sub>16</sub> , 033D <sub>16</sub> , 032D <sub>16</sub> = "1") when a parity error is detected. On the transmission side, a parity error is detected by the level of input to the RxDi pin when a transmit interrupt occurs The error sum flag (See UART specifications)

Note 1: 'm' denotes the value  $00_{16}$  to  ${\rm FF}_{16}$  that is set to the UARTi bit rate generator

Note 2: fEXT is input from the CLKi pin.






Figure 1.102. Typical transmit/receive timing in UART mode compliant with the SIM interface

### Parity error signal function output

With the error signal output enable bit (bit 7 of addresses 03AD16, 036D16, 033D16, 032D16) set to "1", output an "L" level from the TxDi pin when a parity error is detected. When this occurs, the generation of a transmit complete interrupt changes to the detection of a parity error signal. Figure 1.103 shows the output timing of the parity error signal.




Figure 1.103. Parity error signal output timing

### Direct format/inverse format

Connecting the SIM card allows switching between direct format and inverse format. If the direct format is selected, D0 data is output from TxDi. If the inverse format is selected, D7 is inverted and output from TxDi. Figure 1.104 shows the SIM interface format. Figure 1.105 shows an example of connect the SIM interface. Connect TxDi and RxDi and apply pull-up.




Figure 1.104. SIM interface format




Figure 1.105. Connecting the SIM interface

#### I<sup>2</sup>C Bus interface mode

The  $I^2C$  bus interface mode is provided with UARTi. When the  $I^2C$  mode select bit (bit 0 in addresses 03A716, 036716, 033716, and 032716) is set to "1", the  $I^2C$  bus interface circuit is enabled.

To use the I<sup>2</sup>C bus in slave mode, SCLi should be set to input or to output "1". Also for UART0, 1 and 3, set the data output select bit (bit 5 in address 03AC16, 036C16, and 032C16) to N-channel open drain output. Note: UART2 TxD and RxD (P70 and P71) are always N-channel open drain outputs and require external pull-up resistors.

Table 1.49 shows the relationship of the I<sup>2</sup>C mode select bit to control. To use the chip in the clock synchronized serial I/O mode or UART mode, always set this bit to "0". Figure 1.106 shows a block diagram of I<sup>2</sup>C mode.

Table 1.49. I<sup>2</sup>C features

	Function	Normal mode (IICM=0)	I <sup>2</sup> C mode (IICM=1) (Note 1)	
1	Cause of interrupt number 3 and 9 (Note 2)	Bus collision detection	Start condition detection or stop condition detection	
2	Cause of interrupt number 13 and 15 (Note 2)	UARTi transmit	No acknowledgement detection (NACK)	
3	Cause of interrupt number 2 and 21 (Note 2)	UARTi receive	Acknowledgment detection (ACK)	
4	UARTi transmit output delay	Not delayed	Delayed	
5	P6 <sub>3</sub> , P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>4</sub> at the same time UARTi is in use	TxDi (output)	SDAi (input/output) (Note 3)	
6	P6 <sub>2</sub> , P6 <sub>6</sub> , P7 <sub>1</sub> , P7 <sub>5</sub> at the same time UARTi is in use	RxDi (input)	SCLi (input/output)	
7	P6 <sub>1</sub> , P6 <sub>5</sub> , P7 <sub>2</sub> , P7 <sub>6</sub> at the same time UARTi is in use	CLKi	P6 <sub>1</sub> , P6 <sub>5</sub> , P7 <sub>2</sub> , P7 <sub>6</sub>	
8	DMA1 factor at the same time	UARTi receive	Acknowledgement detection (ACK)	
9	Noise filter width	15 ns	50 ns	
10	Reading P6 <sub>2</sub> , P6 <sub>6</sub> , P7 <sub>1</sub> , P7 <sub>5</sub>	Reading the terminal when 0 is assigned to the direction register	Master mode: Reading the terminal regardless of the value of the direction register Slave mode: Reading the terminal when the corresponding port register is set to "0"	
11	Initial value of UARTi output	"H" level (when 0 is assigned to CLKi polarity select bit)	The value set in latch P63, P67, P70, P74 when the port is selected (Note 3)	

Note 1: When using I<sup>2</sup>C mode, set 0 1 0 in bits 2, 1, 0 of the UARTi transmit/receive mode register. Disable the CTS/RTS function. Select MSB first function.

Note 2: To switch from one factor to another:

- 1. Disable the interrupt of the corresponding number.
- 2. Switch to another factor.
- 3. Reset the interrupt request flag of the corresponding number.
- 4. Set the interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when I<sup>2</sup>C mode (I<sup>2</sup>C mode select bit = "1") is valid and serial I/O is invalid.




Figure 1.106. I<sup>2</sup>C mode functional block diagram

### **UARTi Special Mode Register (UiSMR)**

**Bit 0** is the I<sup>2</sup>C mode select bit 1. When set to "1", ports operate respectively as the SDAi data transmit/receive pin, SCLi clock input/output pin and port. A delay circuit is added to SDAi transmission output, therefore after SCLi is at "L" level, SDAi output changes. In I<sup>2</sup>C master mode, port (SCLi) is designed to read pin level regardless of the content of the port direction register. SDAi transmission output is initially set to port in this mode. Furthermore, interrupt factors for the bus collision detection interrupt and UARTi transmission interrupt change respectively to the start/stop condition detection interrupts, acknowledge non-detection interrupt and acknowledge detection interrupt. The start condition detection interrupt is generated when the falling edge at the SDAi pin is detected while the SCLi pin is in "H" state. The stop condition detection interrupt is generated when the falling edge at the SDAi pin is detected while the SCLi pin is in the "H" state.

The acknowledge non-detect interrupt is generated when the "H" level at the SDAi pin is detected at the 9th rise of the transmission clock. The acknowledge detect interrupt is generated when the "L" level at the SDAi pin is detected at the 9th fall of the transmission clock. Also, DMA transfer can be started when the acknowledge is detected if UARTi transmission is selected as the DMAi request factor.

**Bit 1** is the arbitration detection flag control bit. Arbitration detects a conflict between data transmitted at SCLi rise and data at the SDAi pin. This detect flag is allocated to bit 11 in UARTi transmit buffer register (addresses 036F16, 02EF16, 033F16, 032F16, 02FF16). It is set to "1" when a conflict is detected. With the arbitration lost detect flag control bit, it can be selected to update the flag in units of bits or bytes. When this bit is set to "1", update is set to units of byte. If a conflict is still detected, the arbitration lost detect flag control bit will be set to "1" at the 9th rise of the clock. When updating in units of byte, always clear ("0" interrupt) the arbitration lost detect flag control bit after the first byte has been acknowledge but before the next byte starts transmitting.

Bit 2 is the bus busy flag. It is set to "1" when the start condition is detected, and reset to "0" when the stop condition is detected.

**Bit 3** is the SCLi L synchronization output enable bit. When this bit is set to "1", the port data register is set to "0" in sync with the "L" level at the SCLi pin.

Bit 4 to Bit 6: These are not used in I<sup>2</sup>C bus interface mode. See "IE mode" section.

### **UARTi Special Mode Register 2 (UiSMR2)**

**Bit 0** is the I<sup>2</sup>C mode select bit 2. Table 1.50 lists the control changes by bit when the I<sup>2</sup>C mode select bit is "1". Start and stop condition detection timing characteristics are shown in Figure 1.107.

Table 1.50. Functions changed by I<sup>2</sup>C mode select bit 2

Function	IICM2=0	IICM2=1
Interrupt numbers 13, 15, 17, 19 factor	Acknowledge not detected (NACK)	UARTi transfer (rising edge of the last bit)
Interrupt number 2, 8, 10, 21 factor	Acknowledge detected (ACK)	UARTi receive (falling edge of the last bit)
DMA factor	Acknowledge detected (ACK)	UARTi receive (falling edge of the last bit)
Data transfer timing from UART receive shift register to receive buffer	Rising edge of the last bit of receive clock	Rising edge of the last bit of receive clock
UART receive/ACK interrupt request generation timing	Rising edge of the last bit of receive clock	Rising edge of the last bit of receive clock




Figure 1.107. Start/stop condition detect timing characteristics

**Bit 1** is the clock synchronizing bit. When this bit is set to "1", if the falling edge is detected at pin SCLi while the internal SCL is "H", the internal SCL is changed to "L", the baud rate generator value is reloaded and the L sector count starts. Also, while the SCLi pin is "L", if the internal SCL changes from "L" to "H", baud rate generator stops counting. If the SCLi pin is "H", counting restarts. Because of this function, the UARTi transmit/receive clock takes the AND condition for the internal SCL and SCLi pin signals. This function operates from the clock half period before the first rise of the UARTi clock to the 9th rise. To use this function, select the internal clock as the transfer clock.

**Bit 2** is the SCL wait output bit. When this bit is set to "1", output from the SCLi pin is fixed to "L" at the clock's 9th fall. When set to "0", the "L" output lock is released. This bit is unavailable when SCLi is external clock.

**Bit 3** is the SDA output stop bit. When this bit is set to "1", an arbitration lost generated. If the arbitration lost detection flag is "1", the SDAi pin simultaneously becomes high impedance.

**Bit 4** is the UARTi initialize bit. While this bit is set to "1", the following operations are performed when the start condition is detected.

- The transmit shift register is initialized and the content of the transmission register is transmitted to the transmission shift register. Transmission starts with the first bit of the next input clock. However, the UARTi output value does not change when the start condition is detected. It also doesn't change when the clock is input and when the first bit of data is output.
- The receive shift register is initialized and reception starts with the first bit of the next input clock.
- The SCL wait output is set to "1". The SCLi pin becomes "L" level at the fall of the 9th bit of the clock.

When UART transmit/receive is started using this function, the content of the transmit buffer available flag does not change. Also, to use this function, select an external clock as the transfer clock. This bit is unavailable when SCLi is external clock.

**Bit 5** is SCL wait output bit 2. When this bit is set to "1" and serial I/O is selected, an "L" level can be output from the SCLi pin even during UART operation. When this bit is set to "0", the "L" output from the SCLi pin is cancelled and the UARTi clock is input and output. This bit is unavailable when SCLi is external clock.

**Bit 6** is the SDA output disable bit. When this bit is set to "1", the SDAi pin is forced to high impedance. Overwrite this bit at the rise of the UART transfer clock. The arbitration lost detection flag may be set.

## **UARTi Special Mode Register 3 (UiSMR3)**

**Bit 0**: Not used in I<sup>2</sup>C bus interface mode. See "SPI mode" section.

**Bit 1** is the clock phase set bit. When both the I<sup>2</sup>C mode select bit (bit 0 of UiSMR) and the I<sup>2</sup>C mode select bit 2 (bit 0 of UiSMR2) are "1", functions changed by these bits are shown in Table 1.51 and Figure 1.108.

Bit 2: Not used in I<sup>2</sup>C bus interface mode. See "SPI mode" section

Bit 3: Not used in I<sup>2</sup>C bus interface mode.

Bit 4: Not used in I<sup>2</sup>C bus interface mode. See "SPI mode" section.

Bit 5 to 7 are the  $I^2C$  SDAi digital delay setting bits. By setting these bits, it is possible to turn the SDAi delay OFF or set the f(Xin) delay to 2 to 8 cycles.

Table 1.51. Functions changed by clock phase set bits

Function	CKPH=0, IICM=1, IICM2=1	CKPH=1, IICM=1, IICM2=1
SCL initial and last value	Initial value = "H", last value = "H"	Initial value = "L", last value = "L"
Transfer interrupt factor	Rising edge of 9th bit	Falling edge of 10th bit
Data transfer times from UART receive shift register to receive buffer register	Falling edge of 9th bit	Two-times: falling edge of 9th bit and rising edge of 9th bit




Figure 1.108. Function changed by clock phase set bits

### **UARTi Special Mode Register 4 (UiSMR4)**

**Bit 0** is the start condition generate bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "1" and this bit is "1", the start condition is generated.

**Bit 1** is the restart condition generate bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "1" and this bit is "1", the restart condition is generated.

Bit 2 is the stop condition generate bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "1" and this bit is "1", the stop condition is generated.

**Bit 3** is SCL, SDA output select bit. Table 1.52 shows the functions that are changed by this bit. Figure 1.109 shows the functions changed by SCL, SDA output select bit.

**Bit 4** is ACK data bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "0" and the ACK data output enable bit (bit 5 of UiSMR4) is "1", the content of ACK data bit is output to SDAi pin.

**Bit 5** is ACK data output enable bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "0" and this bit is "1", the content of ACK data bit is output to SDAi pin.

Bit 6 is SCL output stop bit. When this bit is "1", SCLi output is stopped at stop condition detection. (High-Z status).

**Bit 7** is SCL wait output bit 3. When this bit is "1", SCLi output is fixed to "L" at the falling edge of the 10th clock bit. When this bit is "0", SCLi output fixed to "L" is released. This bit is unavailable when SCLi is external clock.

Table 1.52. Functions changed by SCL, SDA output select bit

Function	STSPSEL=0	STSPSEL=1	
SCL, SDA output	Output of S I/O control circuit	Output of start/stop condition control circuit	
Start/stop condition interrupt factor	Start/stop condition detection	Completion of start/stop condition generation	




Figure 1.109. Functions changed by SCL, SDA output select bit

# Serial Interface Special Function (SPI mode)

### SPI mode related control bit

## **UARTi Special Mode Register 3 (UiSMR3)**

Bit 0 is the SS port function enable bit. Set this bit to "1" to enable the slave select output.

Bit 1 is the clock phase set bit.

Bit 2 is the serial input port set bit.

Bit 4 is the fault error flag. When this bit is "1", a fault error has been detected.

Bit 3, 5 to 7: Not used in SPI mode.

UARTi can control communications on the serial bus using the SSi input pins. The master outputting the transfer clock transfers data to the slave inputting the transfer clock. To prevent a bus collision, the master floats the output pin of other slaves/masters using the SSi input pins. Figure 1.110 shows the SSi input pin factors between the master and slave.

### Slave mode (STxDi and SRxDi are selected, DINC="1")

When an "H" level signal is input to an SSi input pin, the STxDi and SRxDi pins both become high impedance and the clock input is ignored. When an "L" level signal is input to an input pin, SSi clock input becomes effective and serial communications are enabled.

### Master mode (TxDi and RxDi are selected, DINC="0")

The SSi input pins are used with a multiple master system. When an SSi input pin is "H" level, transmission has priority and serial communications are enabled. When an "L" signal is input to an SSi input pin, another master exists, and the TxDi, RxDi and CLKi pins become high impedance and the trouble error interrupt request bit becomes "1". Communications do not stop when a trouble error is generated during communications. To stop communications, set bit 0, 1, 2 of the UARTi transmit/receive mode register (addresses 03A816, 036816, 033816, and 032816) to "0".




Figure 1.110. Example of serial bus communication control using SSi input pins

### **Clock phase setting**

With bit 1 of UARTi special mode register 3 and bit 6 of UARTi transmit/receive control register 0, four combinations of transfer clock phase and polarity can be selected. Bit 6 of UARTi transmit/receive control register 0 sets transfer clock polarity, whereas bit 1 of UiSMR3 register sets transfer clock phase. Transfer clock phase and polarity must be the same between the master and slave involved in the transfer.

### • Master (Internal clock) (DINC=0)

Figure 1.111 shows the transmit and receive timing.

### • Slave (External clock) (DINC=1)

When "0" for CKPH bit (bit 1 of UiSMR3) is selected and SSi input pin is "H" level, output data is high impedance. When an SSi input pin is "L" level, the serial transmission start condition is satisfied even though output is indeterminate and serial transmission is synchronized with the clock. Figure 1.112 shows the timing.

When "1" is selected for CLPH bit and SSi input pin is "H" level, output data is high impedance. When an SSi input pin is "L" level, the first data is output and serial transmission is synchronized with the clock. Figure 1.113 shows the timing.




Figure 1.111. Transmit/receive timing in master mode (Internal clock)




Figure 1.112. Transmit/receive timing (CKPH=0) in slave mode (External clock)




Figure 1.113. Transmit/receive timing (CPKH=1) in slave mode (External clock)

M30245 Group IE mode

## IE Mode (UiSMR)

Bit 0 to 3: Not used in IE mode.

**Bit 4** is the bus collision detection sampling clock select bit. The bus collision detection interrupt is generated when RxDi and TxDi level conflict with each other. When this bit is "0", a conflict is detected in sync with the rise of the transfer clock. When this bit is "1", detection is made when Timer Aj (Timer A3:UART0, Timer A4:UART1, Timer A0:UART2, Timer A3:UART3 and Timer A4:UART4) underflows. Timer Aj (one-shot mode) should be triggered with corresponding RxDi pin by connecting RxDi pin to TAjIN pin. The operation is shown in Figure 1.114.

**Bit 5** is the transmission enable bit automatic clear select bit. By setting this bit to "1", the transmission bit is automatically reset to "0" when the bus collision detection interrupt factor bit is "1" (when a conflict is detected).

**Bit 6** is the transmit start condition select bit. By setting this bit to "1", TxDi transmission starts in sync with the rise at the RxDi pin.

M30245 Group IE mode




Figure 1.114. Bus collision Detect Function-Related Bits

#### **Serial Sound Interface**

Serial Sound Interface is a synchronous serial data interface used primarily for transferring digital audio data. This functional block is compatible with the I<sup>2</sup>S standard but also adds some extra configurability for custom interfaces. A channel is any single output of an audio system. For example, the left and right speakers are the two channels of a simple stereo audio system. The bus has 4 lines:

- Continuous serial clock (SCK);
- Word (channel) select (WS);
- Serial data out (XMT);
- Serial data in (RX).

The channel being transmitted changes on every transition of WS. A Serial Sound Interface-based communication system has two Serial Sound Interfaces and a master controller which generates both SCK and WS. A Serial Sound Interface which generates the controls (SCK and WS) along with its transmit and receive signals is operating as a master. A Serial Sound Interface which uses external control signals is operating as a slave. The Serial Sound Interface on this device operates only as a slave.

Figure 1.115 shows a high level system diagram of a Serial Sound Interface setup and its associated waveforms when configured for six channels.




Figure 1.115. Serial Sound Interface System diagram

### **Data transmission format**

The transmitter/receiver must change channels on every WS transition. If the number of SCKs within a WS high/low period exceeds the channel width (set by the user via mode bits), the transmitter continues to transmit '0's, while the receiver will stop receiving data until the next WS edge. However, if the number of SCKs falls short, both the transmitter and the receiver will immediately switch to the next channel transmit and receive, respectively. The Serial Sound Interface architecture is shown in Figure 1.116.




Figure 1.116. Serial Sound Interface architecture

The following features are supported via firmware controlled mode bits:

• Simultaneous transmit and receive (through separate transmit and receive pins) synchronized to the same SCK and WS signals.

- Transmit/receive data and WS synchronized to the rising edge or the falling edge of SCK as shown in Figure 1.117.
- Transmit and receive synchronized to the rising or the falling edge of WS as shown in Figure 1.118.
- Normal or delayed WS: WS transitions one SCK period before a channel change (normal mode) or concurrently with a channel change (delayed mode) as shown in Figure 1.119.
- Automatic interrupt on a channel change and on every access to the data buffer (transmit/receive) until each data buffer byte is accessed.
- Channel widths of 32, 24, and 16 bits.
- MSB or LSB first transmit and receive.
- Multiple receive formats: if the number of SCKs in a WS high/low period is less than the channel width, the data can be placed either MSB or LSB justified as shown in Figure 1.120.
- Rate feedback: when used with the USB interface, the Serial Sound Interface can count the number of WS's or SCK's per USB frame.




Figure 1.117. Transmit and receive data (and WS) synchronized to SCK




Figure 1.118. Transmit and receive data synchronized to WS




Figure 1.119. WS normal or delayed transitions




Figure 1.120. Receiver setting effects

#### Overview

The Serial Sound Interface is a serial data communication system. The parallel (MCU bus) to serial data conversion is accomplished by the shift registers. Figure 1.116 shows a description of each component of the Serial Sound Interface architecture. There are separate 32- bit shift registers for transmit and receive for full duplex operation. Each shift register can be configured for 32, 24, or 16 bits as defined by the channel width mode bits. The shift register loads (or stores for receiver) data from the data buffers on every WS edge. The first load and bit-shift begins on the first "valid" edge of WS (as defined by the mode bits) after the transmit/receive mode bits are set (see Figure 1.122). Therefore, the transmit data buffers must be loaded prior to enabling the transmitter to ensure that the first transmit contains valid data.

Both the transmitter and receiver have their own set of data buffers. There are two data buffers (left and right) so that, on special conditions when the MCU is handling a higher priority task, additional time is available (channel width X TSCK) before there is data underflow or overflow. The shift register always loads from or stores to the left buffer first and alternates between the two buffers on every edge of WS. The placement of data within the buffers is described in detail in the Data Path section.

The interrupt generator is a state machine which controls the data interface. The state machine makes the data transfer to or from the peripheral more efficient by generating interrupts until all the data needed for the data buffer has been accessed. The interrupt can be set up to be a DMA trigger for more efficient data transfer. The interrupt generator also tracks the read/write width (byte/word) so that no additional control is needed. The interrupt is first generated when a data word is loaded from the data buffer to the shift register (transmitter) or data are stored from the shift register into the data buffer (receiver). When the MCU is finished accessing (as a response to the interrupt) another interrupt is generated if the data buffer has not completely been accessed. For example, for a 24-bit transmitter, an interrupt is generated when the left buffer is loaded into the shift register. If the MCU writes a byte of data to the transmit buffer address, 8 of the 24 bits will be filled with new data. The interrupt generator triggers another interrupt causing the MCU to write more data. If this write is a 16-bit operation, no further interrupts are generated until the right buffer is loaded into the shift register. However, if the write operation is only 8 bit, then another interrupt is generated immediately.

The data interface is used to simplify the data transfer process. The data buffer address is the same regardless of the actual data buffer width. The interface places the incoming or outgoing data in the correct position according to the channel width and the number of completed reads/writes for the data buffer.

The operation of the data interface is demonstrated in the example below which is the case of 24-bit audio data with word writes. As previously explained, the state machine generates an interrupt when the left channel is loaded into the shift register for transmission. When the first word write occurs, the data interface places the data in the left buffer. Since 8 more bits are required to fully load the left buffer, another interrupt is generated. The MCU writes another word of data, of which one byte is placed in the left buffer. However, the remaining data is held in a temporary buffer within the data interface since the right channel may not be loaded into the shift register yet. If the data is not held in a temporary buffer but written to the right buffer, it would overwrite the untransmitted data in the right buffer. When the right buffer is eventually loaded into the shift register for transmission, the state machine generates an interrupt to request additional data. An MCU word write causes the data in the temporary buffer, as well as the data on the MCU data bus, to be placed in the right buffer. No further interrupts are generated because all data buffers are filled.

The data interface for the receiver behaves slightly different for the same case. When the receive shift register loads data into the left buffer, the state machine generates an interrupt. A word read from the MCU causes 16 bits to be read. The other 8 bits are latched into a temporary buffer. Latching the data into a temporary buffer empties the left buffer that provides additional time for the MCU to read the data without an overflow condition occurring. Even though there are unread bits, no interrupt is generated because a word read would read a byte from the right buffer which would be invalid data. The data in the right buffer is from the previous receive cycle and therefore invalid for the read cycle. Thus, the complete read of the left buffer is delayed until the right buffer is loaded by the receive shift register and the receive interrupts should be assigned higher priority than transmit if the Serial Sound Interface is set up for both transmit and receive.

The Serial Sound Interface also contains a rate feedback mechanism which can be used to determine the rate of data transfer via the Serial Sound Interface relative to the USB. It consists of a 16-bit counter with either SCK or WS as the count source and a 16-bit register to store the count value. The count value is loaded into the register on each negative edge of SOF pulse generated by the USB core. The counter is also reset by the SOF pulse. The SOF pulse is a frame delimiter used in USB communication. Refer to the USB section for details. The value read from the register is the count from the immediately preceding USB frame.

Figure 1.121 shows the Serial Sound Interface rate feedback registers and Serial Sound Interface transmit and receive data buffer registers. Figure 1.122. shows the Serial Sound Interface mode registers.




Figure 1.121. Serial Sound Interface related registers (1)




Figure 1.122. Serial Sound Interface related registers (2)

## **Data Path**

The data path is designed to work with the USB on this device. Because the Serial Sound Interface is an audio interface, the USB audio class device specifications are used to define the data path. USB audio data can be multiple types: PCM, a-law, u-law, MPEG, AC-3, IEC 1937, etc. However, the data are always left (MSB) justified. '0's are padded to the LSB end to meet byte boundaries or packet size requirements. The USB data are transmitted as MSB first in standard formats. Therefore, for basic stereo data with 24-bit resolution (L23 - L0 and R23 - R0) should arrive or set up in the USB FIFO. Table 1.53 lists the USB FIFO data setup. Table 1.54 lists the Serial Sound Interface buffer data.

Table 1.53. USB FIFO data setup

FIFO ADDRESS (offset from endpoint start address)	FIFO DATA	Comments
0	L7 - L0	Sample 0
1	L15 - L8	
2	L23 - L16	
3	R7 - R0	
4	R15 - R8	
5	R23 - R16	
6	L7 - L0	Sample 1
7	L15 - L8	
8	L23 - L16	
9	R7 - R0	
10	R15 - R8	
11	R23 - R16	
	L7 - L0	Sample n

Table 1.54. Serial Sound Interface buffer data

Left Buffer			Right Buffer		
Byte 2	Byte 1	Byte 0	Byte 2	Byte 1	Byte 0
L23 - L16	L15 - L8	L7 - L0	R23 - R16	R15 - R8	R7 - R0

The USB FIFO is read using word accesses and each word is written to the transmit buffer. Table 1.55 lists the USB FIFO sequence operation. Note that DB refers to the MCU data bus.

Table 1.55. USB FIFO sequence operation

OPERATION	Left Buffer			Right Bufferi		
OPERATION	Byte 2 (L23-L16)	<b>Byte 1</b> (L15-L8)	Byte 0 (L7-L0)	<b>Byte 2</b> (R23-R16)	<b>Byte 1</b> (R15-R8)	Byte 0 (R7-R0)
First Word Write		DB <sub>15</sub> - DB <sub>8</sub>	DB <sub>7</sub> - DB <sub>0</sub>			
Second Word Write	DB <sub>7</sub> - DB <sub>0</sub>					DB <sub>15</sub> - DB <sub>8</sub>
Third Word Write				DB <sub>15</sub> - DB <sub>8</sub>	DB <sub>7</sub> - DB <sub>0</sub>	

Data are placed in the buffer from the least significant byte to the most significant byte with the left buffer written first. If the write operation is a word, the lower order data bus bits (DB7-DB0) are treated as more significant than the higher order data bus bits (D15-DB8). This is compatible with the USB.

The same operation sequences occur for the receive buffer read. On a byte access, data are placed on the bus with the most significant byte first. If the access is a word read, the lower order data bus bits (DB7-DB0) are treated as more significant.

### **Precautions**

- Entering wait mode with the SSI active can produce unpredictable data transfers. Make sure to disable the SSI transmitter and receiver before entering wait mode, and re-enable the transmitter and receiver after exiting wait mode.
- For flash memory version SSI transmission data must be latched as the following timing by a receiver.
  - SCKP=0 (falling edge) : within 3 BCLK cycles from the rising edge of SCK
- SCKP=1 (rising edge) : within 3 BCLK cycles from the falling edge of SCK




Figure 1.123. DMA request timing in 32/24/16 bit width (transmission)




Figure 1.124. DMA request timing in 32/24/16 bit width (reception)

### A/D converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. Pins P100 to P107 function as the analog signal input pins. Set the direction registers corresponding to a pin with A/D conversion to input. The result of an A/D conversion is stored in the AD registers of the selected pins.

Table 1.56 shows the performance of the A/D converter. Figure 1.125 shows the block diagram of the A/D converter, and Figure 1.126 and Figure 1.127 show the A/D converter-related registers.

Table 1.56. A/D Converter performance

Item	Performance	
A/D conversion method	Successive approximation (capacitive coupling amplifier)	
Analog input voltage (Note 1)	0V to AVcc (Vcc)	
Operating clock ΦAD (Note 2)	$f_{AD}$ , $f_{AD}/2$ , $f_{AD}/3$ , $f_{AD}/4$ $f_{AD}=f(Xin)$	
Resolution	8-bit or 10-bit (selectable)	
Non-linear accuracy		
Operating modes	<ul> <li>One-shot mode</li> <li>Repeat mode</li> <li>Single sweep mode</li> <li>Repeat sweep mode 0</li> <li>Repeat sweep mode 1</li> </ul>	
Analog input pins	8 pins (AN <sub>0</sub> to AN <sub>7</sub> )	
A/D conversion start condition	Software trigger     -A/D conversion startswhen the A/D conversion start flag changes to "1"     External trigger (canberetriggered)     -A/D conversion startswhen AD TRG/P93 input changes from "H" to "L" (Note 3)	
Conversion speedper pin	<ul> <li>Without sample and hold function</li> <li>8-bit resolution: 49 ΦAD cycles</li> <li>10-bit resolution: 59 ΦAD cycles</li> <li>With sampleand hold function</li> <li>8-bit resolution: 28 ΦAD cycles</li> <li>10-bit resolution: 33 ΦAD cycles</li> </ul>	

Note 1: Doesnot depend on use of sample and hold function.

Note 2: Whenf(Xin) is over 10 MHz, the  $\Phi$ AD frequency must be set under 10MHz with the frequency select bits (bits 7 at 03D6<sub>16</sub> and bit 4 at 03D7<sub>16</sub>).

Without the sample and hold function, set the  $\Phi AD$  to 250kHz or higher.

With the sample and hold function, set the  $\Phi$ AD frequency to 1 MHz or higher.

Note 3: Set the port direction register to input.




Figure 1.125. A/D converter block diagram




Figure 1.126. A/D converter-related registers (1)




Figure 1.127. A/D converter-related registers (2)

## One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A/D conversion. Table 1.57 shows the specifications of one-shot mode.

Table 1.57. One-shot mode specifications

Item Specification		
Function	The pin selected by the analog input pin select bit is used for one A/D conversion.	
Start condition	Writing "1" to A/D conversion start flag, external trigger.	
Stop condition	<ul> <li>End of A/D conversion (A/D conversion start flag changes to "0" except when external trigger is selected)</li> <li>Writing "0" to A/D conversion start flag.</li> </ul>	
Interrupt request generation timing	End of A/D conversion.	
Input pin	One of AN <sub>0</sub> to AN <sub>7</sub> , as selected.	
A/D converter results	Read AD register corresponding to selected pin.	

# Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A/D conversion. Table 1.58 shows the specifications of repeat mode.

Table 1.58. Repeat mode specifications

Item	Specification		
Function	The pin selected by the analog input pin select bit is used for repeated A/D conversion.		
Start condition	Writing "1" to A/D conversion start flag, external trigger.		
Stop condition	Writing "0" to A/D conversion start flag.		
Interrupt request generation timing	None generated.		
Input pin	One of AN <sub>0</sub> to AN <sub>7</sub> , as selected.		
A/D converter results	Read AD register corresponding to selected pin (at any time).		

# Single sweep mode

In single sweep mode, the pins selected using the A/D sweep pin select bit are used for one-by-one A/D conversion. Table 1.59 shows the specifications of single sweep mode.

Table 1.59. Single sweep mode specifications

Item	Specification	
Function	The pins selected by the A/D sweep pin select bit are used for one-by-one A/D conversion.	
Start condition	Writing "1" to A/D converter start flag, external trigger.	
Stop condition	<ul> <li>End of A/D conversion (A/D conversion start flag changes to "0" except when external trigger is selected).</li> <li>Writing "0" to A/D conversion start flag.</li> </ul>	
Interrupt request generation timing	End of Sweep.	
Input pin	$AN_0$ and $AN_1$ (2 pins), $AN_0$ to $AN_3$ (4 pins), $AN_0$ to $AN_5$ (6 pins), or $AN_0$ to $AN_7$ (8 pins).	
A/D converter results	Read AD register corresponding to selected pin.	

# Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A/D sweep pin select bit are used for repeat sweep A/D conversion. Table 1.60 shows the specifications of repeat sweep mode 0.

Table 1.60. Repeat sweep 0 specifications

Item	Specification	
Function	The pins selected by the A/D sweep pin select bit are used for repeat sweep A/D conversion.	
Start condition	Writing "1" to A/D conversion start flag.	
Stop condition	Writing "0" to A/D conversion start flag.	
Interrupt request generation timing	None generated.	
Input pin	$AN_0$ and $AN_1$ (2 pins), $AN_0$ to $AN_3$ (4 pins), $AN_0$ to $AN_5$ (6 pins), or $AN_0$ to $AN_7$ (8 pins).	
A/D converter results	Read AD register corresponding to selected pin (at any time).	

### Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A/D conversion with emphasis on the pin or pins selected using the A/D sweep pin select bit. Table 1.61 shows the specifications of repeat sweep mode 1.

Table 1.61. Repeat sweep mode 1 specifications

Item	Specification					
Function	All pinsperform repeat sweep A/D conversion with emphasis on the pin or pins selected by the A/D sweep pin select bit. Example: $AN_0$ selected: $AN_0 \longrightarrow AN_1 \longrightarrow AN_0 \longrightarrow AN_2 \longrightarrow AN_0 \longrightarrow AN_3$ etc.					
Start condition	Writing "1" to A/D conversion start flag.					
Stop condition	Writing "0" to A/D conversion start flag.					
Interrupt request generation timing	None generated.					
Input pin	$AN_0$ to $AN_7$ .					
Pin emphasis	$AN_0$ (1 pin) $AN_0$ and $AN_1$ (2 pins), $AN_0$ to $AN_2$ (3 pins), $AN_0$ to $AN_3$ (4 pins).					
A/D converter results	Read AD register corresponding to selected pin (at any time).					

#### Resolution select function

8 or 10-bit mode select bit of AD control register 1 (bit 3 at address 03D716)

When set to 10-bit precision, the low 8-bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

#### Sample and hold

Sample and hold is selected by setting bit 0 of the AD control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 fAD cycle is achieved with 8-bit resolution and 33 fAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A/D conversion whether sample and hold is to be used.

### Power consumption reduction function

The VREF connect bit (bit 5 at addresses 03D716) can be used to isolate the resistance ladder of the A/D converter from the reference voltage pin (VREF) when the A/D converter is not used. This stops any current from flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A/D converter, start A/D conversion only after connecting VREF. Do not write A/D conversion start flag and VREF connect bit to "1" at the same time.

# **Precautions**

- Write to each bit (except bit 6) of AD control register 0, AD control register 1, and to bit 0 of AD control register 2 when A/D conversion is stopped (before a trigger occurs). When the VREF connection bit is changed from "0" to "1", wait 1 µs or longer before starting A/D conversion.
- When changing A/D operation mode, select the analog input pin again.

Using one-shot mode or single sweep mode:

Read the corresponding AD register after confirming A/D conversion is finished. (Check the A/D conversion interrupt request bit.)

• Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1:

Use the undivided main clock as the internal CPU clock.

When f(Xin) is faster than 10MHz, make the A/D frequency 10MHz or less by dividing.

## Output impedance of sensor at A/D conversion (Reference value).

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 1.126 has to be completed within a specified period of time T. Let the output impedance of sensor equivalent circuit be R0, the microcomputer's internal resistance be R, the precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

$$\label{eq:Vc} \begin{array}{l} \text{Vc is generally} = \text{Vin} \left\{1 - e - \frac{t}{C(R0 + R)}\right\} \\ \\ \text{And when } t = T, \qquad \text{Vc} = \text{Vin} \cdot \frac{X}{Y} \quad \text{Vin} = \text{Vin} \left(1 - \frac{X}{Y}\right) \\ \\ e - \frac{T}{C(R0 + R)} = \frac{X}{Y} \\ \\ - \frac{T}{C(R0 + R)} = \text{In} \frac{X}{Y} \\ \\ \\ \text{Therefore, } R0 = - \frac{T}{C \cdot \ln \frac{X}{Y}} - R \end{array}$$

With the model shown in Figure 1.128 as an example, when the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(Xin) = 10 MHz, T = 0.3 us in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

If T = 
$$0.3\mu s$$
, R =  $7.8k\Omega$ , C =  $3pF$ , X =  $0.1$ , and Y =  $1024$   
Then R0 =  $-\frac{0.3 \times 10^{-6}}{3.0 \times 10^{-12} \cdot \ln \frac{0.1}{1024}} - 7.8 \times 10^3$  = approximately  $3.0 \times 10^3$ 

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out to be approximately 3.0 k $\Omega$ . Table 1.62 and Table 1.63 show output impedance values based on the LSB values.




Figure 1.128. A circuit equivalent to the A/D conversion terminal

Table 1.62. Output impedance values based on the LSB values (10-bit mode)

f(X <sub>IN</sub> ) (MHz)	Cycle (μs)	T (Sampling time)	R (Kohm)	C(pF)	Resolution (LSB)	R0max (Kohm)
10	0.1	0.3 (3 x cycle, sample and hold bit enabled	7.8	3.0	0.1	3.0
					0.3	4.5
					0.5	5.3
					0.7	5.9
					0.9	6.4
					1.1	6.8
					1.3	7.2
					1.5	7.5
					1.7	7.8
					1.9	8.1
10	0.1	0.2 (2 x cycle, Sample and hold bit is enabled)	7.8	3.0	0.3	0.4
					0.5	0.9
					0.7	1.3
					0.9	1.7
					1.1	2.0
					1.3	2.2
					1.5	2.4
					1.7	2.6
					1.9	2.8

Table 1.63. Output impedance values based on the LSB values (8-bit mode)

f(X <sub>IN</sub> ) (MHz)	Cycle (μs)	T (Sampling time)	R (Kohm)	C(pF)	Resolution (LSB)	R0max (Kohm)
10	0.1	0.3 (3 x cycle, sample and hold bit enabled	7.8	3.0	0.1	4.9
					0.3	7.0
					0.5	8.2
					0.7	9.1
					0.9	9.9
					1.1	10.5
					1.3	11.1
					1.5	11.7
					1.7	12.1
					1.9	12.6
10	0.1	0.2 (2 x cycle, Sample and hold bit is enabled)	7.8	3.0	0.1	0.7
					0.3	2.1
					0.5	2.9
					0.7	3.5
					0.9	4.0
					1.1	4.4
					1.3	4.8
					1.5	5.2
					1.7	5.5
					1.9	5.8

M30245 Group CRC Calculation Circuit

#### **CRC** calculation circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects any errors in data blocks. The microcomputer uses a generator polynomial of CRC-CCITT ( $x^{16}+x^{12}+x^5+1$ ) or CRC-16 ( $x^{16}+x^{15}+x^2+1$ ) to generate CRC code. The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. It is set in a CRC data register every time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles. Figure 1.129 shows the block diagram of the CRC circuit. Figure 1.130 shows the CRC-related registers. Figure

1.131 shows an example of the CRC using CRC-CCITT.

## **CRC Snoop**

The CRC circuit includes the ability to snoop reads and writes to certain SFR addresses. This can be used to accumulate the CRC value on a stream of data without using extra bandwidth to explicitly write data into the CRCIN register. For example, it may be useful to snoop the writes to a UART TX buffer, or the reads from a UART RX buffer. This can only be used on USB, UART and SSI registers.

To snoop an SFR address, the target address is written to the CRC Snoop Address Register (CRCSAR). The two most significant bits of this register enable snooping on reads or writes to the target address. If the target SFR is written to by the CPU or DMA, and the CRC snoop write bit is set (CRCSW=1), the CRC will latch the data into the CRCIN register. The new CRC code will be set in the CRCD register.

Similarly, if the target SFR is read by the CPU or DMA, and the CRC snoop read bit is set (CRCSR=1), the CRC will latch the data from the target into the CRCIN register and calculate the CRC.

The CRC circuit can only calculate CRC codes on data one byte at a time. Therefore, if a target SFR is accessed in a word (16 bit) bus cycle, only the byte of data going to or from the target is snooped into CRCIN. The other byte of the word access is ignored.

Note: CRC Snoop can only be used to snoop USB, UART and SSI related SFR registers.




Figure 1.129. CRC circuit block diagram

M30245 Group CRC Calculation Circuit






Figure 1.130. CRC-related registers


M30245 Group CRC Calculation Circuit



The code resulting from sending 0116 in LSB first mode is (1000 0000). Thus the CRC code in the generating polynomial,  $(X^{16} + X^{12} + X^5 + 1)$ , becomes the remainder resulting from dividing (1000 0000)  $X^{16}$  by (1 0001 0000 0010 0001) in conformity with the modulo-2 operation.



Thus the CRC code becomes (1001 0001 1000 1000). Since the operation is in LSB first mode, the (1001 0001 1000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary, set the CRC mode selection bit to "1". CRC data register stores CRC code for MSB first mode.



8

Figure 1.131. CRC example using CRC-CCITT (LSB first mode)

M30245 Group Programmable I/O Ports

## Programmable I/O ports

There are 83 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.

Figure 1.132 to Figure 1.135 show the programmable I/O ports. Figure 1.136 shows the I/O pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices, they function as outputs regardless of the contents of the direction registers. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

### **Direction registers**

Figure 1.137 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P85.

### Port registers

Figure 1.138 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

## **Pull-up control registers**

Figure 1.139 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input. However, in memory expansion mode and microprocessor mode, the pull-up control register of P0 to P3, P40 to P43, and P5 is invalid.

# High drive capacity register

Figure 1.140 shows the Port P7 drive capacity register. Port P7 can be configured to drive an LED by increasing the drive strength of the corresponding N-channel transistor bits.

### Port control register

Figure 1.141 shows the port control register.

The bit 0 of port control resister is used to read Port P1:

0: When Port P1 is an input port, the port input level is read.

When Port P1 is an output port, the contents of Port P1 register are read.

1: The contents of Port P1 register are always read.

This register is valid for the external bus width which is 8 bits in microprocessor mode or memory expansion mode.

## **Unused pin connections**

Table 1.64 lists an example of unused pins in single chip mode. Table 1.65 lists an example of unused pins in memory expansion mode. Figure 1.142 shows an example connection for unused pins.






Figure 1.132. Programmable I/O ports (1)




Figure 1.133. Programmable I/O ports (2)




Figure 1.134. Programmable I/O ports (3)




Figure 1.135. Programmable I/O ports (4)




Figure 1.136. I/O pins




Figure 1.137. Direction registers




Figure 1.138. Port registers




Figure 1.139. Pull-up control registers




Figure 1.140. High drive capacity register




Figure 1.141. Port control register

Table 1.64. Example connection of unused pins in single-chip mode

Pin name	Connection
P0 to P10 (excluding P85)	After setting to input mode, connect every pin to Vss or Vcc using a resistor.  OR  Leave these pins open after setting to output mode.
Xout (Note 1)	Open
NMI	Connect using resistor to Vcc (pull-up)
UVcc, AVcc	Connect to Vcc
AVss, Vref, BYTE	Connect to Vss
USB D+, USB D-, LPF, VbusDTCT (Note 2)	Open

Note 1: With external clock input to XIN pin.

Note 2: VbusDTCT pin is pulled down internaly.

Table 1.65. Example connection of unused pins in memory expansion mode

Pin name	Connection
P6 to P10 (excluding P8 <sub>5</sub> )	After setting to input mode, connect every pin to Vss or Vcc using a resistor.  OR  Leave these pins open after setting to output mode.
P4 <sub>5</sub> /CS1 to P4 <sub>7</sub> /CS3	Set ports to input mode, set bits CS1 to CS3 to "0" (chip select disabled), connect to Vcc using resistors (pull-up)
BHE, ALE, HLDA, XOUT (Note 1), BCLK	Open
HOLD, RDY, NMI	Connect using a resistor to Vcc (pull-up)
UVcc, AVcc	Connect to Vcc
AVss, VREF, BYTE	Connect to Vss
USB D+, USB D-, LPF, VbusDTCT (Note 2)	Open

Note 1: With external clock input to XIN pin. Note 2: VbusDTCT pin is pulled down internaly.




Figure 1.142. Example connection of unused pins

# **Precautions**

## **Dedicated Input Pins**

If a dedicated input pin is connected to a power supply different from the supply that Vcc is connected to, a resistor (approximately 1k ohm) should be added between the input pin and the connected power supply. However, if the dedicated input pin voltage is higher than Vcc, latch up could occur. A resistor is not required when using a Vcc voltage equal or greater than the voltage of the dedicated input pin.

### **AND Flash Control Circuit**

The AND flash control circuit is used for communicating with external AND type flash memory devices. The AND flash control circuit can be used only in single-chip mode. This circuit cannot be emulated by ICE. The Port Control Register (PCR), described by Figure 1.143, is used for overall control of this circuit. Setting bit AFPE to '1' assigns port pins P0o-P07 and P1o-P12 to function as signals necessary to interface with external flash memory. Along with their basic function, these activated signals are listed in Table 1.66, and described as follows:

**AND\_DATA(7:0)** - These signals comprise the bus for input/output communication of data between the CPU and external flash memory. Upon circuit activation, the port P0 pins function as these signals. The port P0 direction register must be used to setup the direction of the AND\_DATA(7:0) bus for input/output operation.

**AND\_OE** - This signal is assigned to pin P12. Setting bit OECTRL to '1' will output a "L" pulse on this signal during each read from flash memory. When OECTRL is '0', AND\_OE remains set "L".

**AND\_WE** - This signal is assigned to pin P11. Setting bit WECTRL to '1' will output a "L" pulse on this signal during each write to flash memory. When WECTRL is '0', AND\_WE remains set "H".

**AND\_SC** - This signal is assigned to pin P10. With OECTRL set to '1' and WECTRL set to '0', a "H" pulse will be output on this signal during each flash memory write. If OECTRL is set to '0' and WECTRL set to '1', every read from flash memory will cause a "H" pulse to be output. The condition whereby both OECTRL and WECTRL are set to '1' results in AND\_SC remaining set "L".

Figure 1.132 in the Programmable I/O section shows how the AND flash control circuitry is integrated with the port control logic for pins P00-P07 and P10-P12.




Figure 1.143. Port control register

Figure 1.144 shows an example of how to connect an AND type flash memory to the M30245 AND Flash Conntrol circuit.




Figure 1.144. Example connections to AND flash memory

Table 1.66. AND flash function table

WECTL, OECTL	AND_OE	AND_WE	AND_SC		
00		Inhibited			
01	"L" pulse during AND_DATA read cycle	"H"	"H" pulse during AND_DATA write cycle		
10	"L"	"L" pulse during AND_DATA write cycle	"H" pulse during AND_DATA read cycle		
11	"L" pulse during AND_DATA read cycle	"L" pulse during AND_DATA write cycle	"L"		

# **Sample AND Flash Control Algorithms**

Figures 1.145 and 1.146 show flow charts describing sample read and write (program) operations of AND flash memory. Please consult the M5M29F5611VP AND flash memory product specification for a detailed description of it's design and control.




Figure 1.145. AND flash read algorithm




Figure 1.146. AND flash write algorithm

### Sample AND Flash Code

Figures 1.147 and 1.148 show sample code segments of AND flash read and write (program) assembly routines.

```
Test Read Access to AND Flash
        MOV.B #03EH, P1
                                       ; Initialize Port 1
        MOV.B #07FH, PD1
                                       ; Initialize Port 1
        MOV.B #00AH, PCR
                                       ; Initialize AND Flash Control Register
                                       ; Release AND_Flash RESET
        MOV.B #040H, P1
        BCLR
               3, P1
                                       ; Select External Flash memory
        BCLR
               4, P1
                                       ; Mode : Command Mode
        BSET
               1, PCR
                                       ; Release Data Read Mode
        BSET
               2, PCR
                                       ; Mode : Write Command / Address Mode
        MOV.B #000H, P0
                                       ; Write Command 00 = Read
                                       ; Mode : Address Mode
        BSET
               4, P1
        MOV.B #034H, P0
                                       : Sector Address 1
                                       : Sector Address 2
        MOV.B #012H, P0
        MOV.B #000H, P0
                                       ; Column Address 1
                                       ; Column Address 2
        MOV.B #000H, P0
        BCLR 1, PCR
                                       ; Mode : Data Read Mode
RYBY02:
        BTST
               7. P1
                                       ; Wait to RY/BYB = 0
        JNE
               RYBY02
RYBY12:
               7. P1
                                       ; Wait to RY/BYB = 1
        BTST
        JEQ
               RYBY12
        MOV.W #$0000H. A0
                                       : Initialize A0
READDATA:
        MOV.B P0, RAMAD[A0]
                                       : Read Data
        CMP.W #0083FH, A0
                                       ; I = 2112?
        JEQ
               READEND
        INC.W
               A0
                                       ; I = I + 1
        JMP
               READDATA
READEND:
        BSET
               1, PCR
                                       ; Release Data Read Mode
        BSET
               3, P1
                                       ; Unselect External Flash memory
```

Figure 1.147. AND Flash read example program

```
Test Write Access to AND Flash
        MOV.B #03EH, P1
                                           ; Initialize Port 1
        MOV.B
                 #07FH, PD1
                                           ; Initialize Port 1
                                           ; Initialize AND_Flash Control Register
        MOV.B
                 #00AH, PCR
        MOV.B
                 #040H, P1
                                           ; Release AND_Flash RESET
        BCLR
                 3, P1
                                           ; Select External Flash memory
        BCLR
                 4, P1
                                           : Mode : Command Mode
        BSET
                 1, PCR
                                           : Release Data Read Mode
        BSET
                 2, PCR
                                           ; Mode : Write Command / Address Mode
        MOV.B #011H, P0
                                           ; Write Command 11 = Program 4
        BSET
                 4. P1
                                           ; Mode : Address Mode
        MOV.B
                 #034H, P0
                                           : Sector Address 1
        MOV.B
                 #012H, P0
                                           : Sector Address 2
        MOV.B
                 #000H, P0
                                           ; Column Address 1
        MOV.B
                 #000H, P0
                                           ; Column Address 2
        BCLR
                 2, PCR
                                           ; Release Command Mode
RYBY03:
        BTST
                 7, P1
                                           ; Wait to RY/BYB = 0
                 RYBY03
        JNE
RYBY13:
        BTST
                 7, P1
                                           ; Wait to RY/BYB = 1
        JEQ
                 RYBY13
        BCLR
                 4, P1
                                           ; Mode : Data Entry Mode
        MOV.W
                 #$0000H, A0
TRANSDATA:
        MOV.B
                 RAMAD[A0], P0
        CMP.W
                 #0083FH, A0
        JEQ
                 TRANSEND
        INC.W
        JMP
                 TRANSDATA
TRANSEND:
                 2, PCR
                                           ; Mode: Write Command / Address Mode
        BSET
                 #040H, P0
                                           ; Auto Program Data
        MOV.B
        BSET
                 4, P1
                                           ; Mode : CDE=H
RYBY13B:
        BTST
                 7. P1
                                           ; Wait to RY/BYB = 1
                 RYBY13B
        JEQ
        BSET
                 1, PCR
                                           ; Release Data Read Mode
        BSET
                 3, P1
                                           ; Unselect External Flash memory
```

Figure 1.148 AND Flash write example program

M30245 Group Flash Memory

# Flash memory

The M30245FC contains flash memory that can be rewritten with a single voltage of 3.3 V. Three flash memory modes are available to read, program, and erase:

- CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU).
- Parallel I/O and standard serial I/O modes can be manipulated using a programmer

The flash memory is divided into several blocks as shown in Figure 1.149.

Memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation. This allows data in each block to be protected. Table 1.67 shows an overview of the M30245 (flash memory version).

In addition to the ordinary user ROM area that stores the microcomputer operation program, the flash memory has a boot ROM area that stores a program to control rewriting in CPU rewrite and standard serial I/O modes. The boot ROM area has a standard serial I/O mode control program stored in it when it is shipped from the factory. However, the user can write a CPU rewrite control program in this area specific to the user's application system. The boot ROM area can only be rewritten in parallel I/O mode.




Figure 1.149. Flash memory version user ROM memory map

M30245 Group Flash Memory

Table 1.67. M30245 Flash Memory Overview

İte	em	Performance				
Power supply voltage		3.0V to 3.6V				
Program/erase voltage		3.0V to 3.6V				
Flash memory operation	n mode	3 modes:  CPUrewrite Parallel I/O Standard serial I/O				
Erase block division	User ROM area	See Figure 1.141				
	Boot ROM area	One division (8 Kbytes) Note				
Program method		In page units (256 bytes)				
Erase method		Collective erase/block erase				
Program/erase control	method	Program/erase control by software command				
Protect method		Protection for each block by lock bit				
Number of commands		8				
Program/erase count		100 times				
Data holding		10 years				
ROM code protect		Parallel I/O and Standard serial I/O modes are supported				

Note: The boot ROM contains a stored standard serial I/O control program when it is shipped from the factory. This area can be erased and programmed in parallel I/O mode only.

### **CPU Rewrite Mode**

In CPU rewrite mode, the on-chip flash memory can be read, programmed, or erased under control of the Central Processing Unit (CPU). Only the user ROM area, shown in Figure 1.149, can be rewritten. The boot of the user ROM area.ROM area cannot be rewritten. Make sure the program and block erase commands are issued only for each block The control program for CPU rewrite mode can be stored in either the user ROM or the boot ROM area. Because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to an area other than the internal flash memory before it can be executed.

#### Overview

In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. Operations are executed from a memory other than the internal flash memory, such as the internal RAM. When the CPU rewrite mode select bit (bit 1 at address 02F716) is set to "1", transition to CPU rewrite mode occurs and software commands can be accepted. Read and write software commands and data to even-numbered addresses ("0" for address Ao) in 16-bit units. For 8-bit mode, always write 8-bit software commands to even-numbered addresses. Commands are ignored with odd-numbered addresses. Use software commands to control program and erase operations. The status register can verify if a program or erase operation has terminated normally or in error.

Figure 1.150 shows the flash memory control register 0. Figure 1.151 shows a flowchart for enabling/disabling the CPU rewrite mode. Always follow the operation as indicated in these flowcharts.

Bit 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0". Otherwise, it is "1".

Bit 1 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to "1" to make software commands accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly so, write bit 1 in an area other than the internal flash memory. To set this bit to "1", it is necessary to write "0" and then write "1" in succession when the NMI pin is "H" level. The bit can be set to "0" by only writing "0".

Bit 2 is the lock bit disable bit. By setting this bit to "1", it is possible to disable erase and write protect (block lock) effected by the lock bit data. The lock bit disable select bit only disables the lock bit function; it does not change the lock data bit value. However, if an erase operation is performed when this bit = "1", the lock bit data that is "0" (locked) is set to "1" (unlocked) after being erased. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. This bit can be controlled only when the CPU rewrite mode select bit = "1".

Bit 3 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is "1", writing "1" to this bit resets the control circuit. To release the reset, set this bit to "0".

Bit 5 is the user ROM area select bit that is effective only in boot mode. If this bit is set to "1", the accessed area is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode is used in boot mode, set this bit to "1". If the microcomputer is booted from the user ROM area, the user ROM area is always accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Use a control program that is not running in the internal flash memory to rewrite this bit.




Figure 1.150. Flash memory control register




Figure 1.151. CPU rewrite mode set/reset flowchart

### Microcomputer Mode and Boot Mode

The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode. If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.

Normal microcomputer mode is entered when the microcomputer is reset when pulling CNVss pin low. In this case, the CPU starts operating using the control program in the user ROM area.

When the microcomputer is reset by pulling the P55 pin low, and the CNVSS pin and P50 pin high, the CPU starts operating using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area.

#### **Block Address**

Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, lock bit program command, and read lock status command.

#### **Software Commands**

Table 1.68 lists the software commands available with the M30245 (flash memory version). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. When entering a software command, the upper byte (D8 to D15) is ignored.

Table 1.68. List of software commands

		First bus cycle			Second bus cycle			Third bus cycle		
	Command		Address	Data (D <sub>0</sub> to D <sub>7</sub> )	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )
1	Read array	Write	X (Note 6)	FF <sub>16</sub>						
2	Read status register	Write	Х	70 <sub>16</sub>	Read	Х	SRD (Note 2)			
3	Clear status register	Write	Х	50 <sub>16</sub>						
4	Page program (Note 3)	Write	Х	41 <sub>16</sub>	Write	WA0 (Note 3)	WD0 (Note 3)	Write	WA1	WD1
5	Block erase	Write	Х	20 <sub>16</sub>	Write	BA (Note 4)	D0 <sub>16</sub>			
6	Erase all unlocked blocks	Write	Х	A7 <sub>16</sub>	Write	Х	D0 <sub>16</sub>			
7	Lock bit program	Write	Х	77 <sub>16</sub>	Write	ВА	D0 <sub>16</sub>			
8	Read lock bit status	Write	Х	71 <sub>16</sub>	Read	ВА	D <sub>6</sub> (Note 5)			

Note 1: When a software command is input, the data high-order byte ( $D_8$  to  $D_{15}$ ) is ignored.

Note 2: SRD= Status register data

Note 3: WA = Write address, WD = Write data.

WA and WD must be set sequentially from 0016 to FE16 (even byte address). The page size is 256 bytes.

Note 4: BA = Block address. Enter the maximum address of each block that is an even address.

Note 5:  $D_6$  corresponds to the block lock status. When  $D_6 = "1"$ , the unlocked blocks are "0".

Note 6: X denotes a given even address in the user ROM area.

## 1. Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an even address that is to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D0-D15), 16 bits at a time.

The read array mode is retained until another command is written.

### 2. Read Status Register Command (7016)

When the command code "7016" is written in the first bus cycle, the content of the status register is read out at the data bus (D0-D7) by a read in the second bus cycle.

### 3. Clear Status Register Command (5016)

This command clears the bits SR3 to SR5 of the status register after being set. These bits indicate that operation has ended in an error. To use this command, write the command code "5016" in the first bus cycle.

## 4. Page Program Command (4116)

Page program allows for high-speed programming in units of 256 bytes. Page program operation starts when the command code "4116" is written in the first bus cycle. In the second bus cycle through the 129th bus cycle, the write data is sequentially written 16 bits at a time. At this time, the addresses A0-A7 need to be incremented by 2 from "0016" to "FE16." When the system finishes loading the data, it starts an auto write operation (data program and verify operation). Figure 1.152 shows an example of a page program flowchart.

The completed auto write operation can be confirmed by reading the status register or the flash memory control register 0. At the same time the auto write operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto write operation starts and is returned to 1 when the auto write operation has been completed. In this case, the read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit.

The RY/BY status flag of the flash memory control register 0 is "0" during auto write operation and "1" when the auto write operation and status register bit 7 have been completed.

After the auto write operation is completed, the status register can read out the results of the auto write operation. Refer to the status register section for more details.

Each block of the flash memory can be write protected by using a lock bit. Refer to the data protect function section for more details. Additional writes to the pages previously programmed are prohibited.




Figure 1.152. Page program flowchart

#### 5. Block Erase Command (2016/D016)

By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the second bus cycle to the block address of a flash memory block, the system initiates an auto erase (erase and erase verify) operation. Figure 1.153 is an example of a block erase flowchart.

Read the status register or the flash memory control register 0 to confirm the completion of the auto erase operation. At the same time the auto erase operation starts, the read status register mode is automatically entered, so the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the auto erase operation starts and is returned to "1" when the auto erase operation is completed. The read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit.

The RY/BY status flag of the flash memory control register 0 is "0" during auto erase operation and "1" when the auto erase operation and status register bit 7 is completed.

After the auto erase operation is completed, the status register can read for the results of the auto erase operation. Refer to the status register for more details.

A lock bit protects each block of the flash memory against erasure. Refer to the data protect function section for more




Figure 1.153. Block erase flowchart

#### 6. Erase All Unlock Blocks Command (A716/D016)

By writing the command code "A716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows, the system starts erasing blocks successively.

Reading the status register or the flash memory control register 0 confirms whether the erase all unlock blocks command was terminated in the same way as for block erase. Also, the status register can read out the results of the auto erase operation.

When the lock bit disable bit of the flash memory control register 0 = "1", all blocks are erased regardless of how the lock bit is set. On the other hand, when the lock bit disable bit = "0", the function of the lock bit is effective and only unlocked blocks (where lock bit data = "1") are erased.

### 7. Lock Bit Program Command (7716/D016)

By writing the command code "7716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle to the block address of a flash memory block, the system sets the lock bit for the specified block to "0" (locked). Figure 1.154 is an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read out by a read lock bit status command.

Reading the status register or the flash memory control register 0 confirms whether the lock bit program command has terminated the same way as in the page program.

Refer to the data protect function section for more details.




Figure 1.154. Lock bit program flowchart

## 8. Read Lock Bit Status Command (7116)

By writing the command code "7116" in the first bus cycle and then the block address of a flash memory block in the second bus cycle that follows, the system reads out the status of the lock bit of the specified block to the data bit (D6). Figure 1.155 is an example of a read lock bit program flowchart.




Figure 1.155. Read lock bit status flowchart

#### **Data Protect Function (Block Lock)**

Each block in Figure 1.149 has a nonvolatile lock bit to specify that the block is protected (locked) against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of each block can be read out using the read lock bit status command.

Whether block lock is enabled or disabled is determined by the status of the lock bit and the lock bit disable bit in flash memory control register 0.

- (1) When the lock bit disable bit = "0", a specified block can be locked or unlocked by the lock bit status (lock bit data). If lock bit data = "0" (locked), they are disabled against erase/write. On the other hand, if lock bit data = "1" (unlocked) they are enabled for erase/write.
- (2) When the lock bit disable bit = "1", all blocks are unlocked regardless of the lock bit data, and enabled for erase/write. In this case, the lock bit data is set to "1" (unlocked) after erasure, so that the lock bit is disabled.

## **Status Register**

The status register indicates the flash memory operating status and whether an erase or program operation has terminated normally or in error. Table 1.69 details the status register. The contents of this register can be read out only by writing the read status register command (7016). Writing the Clear Status Register command (5016) clears the status register. After a reset, the status register is set to "8016."

Table 1.69. Status register bit definition

Each SRD bit	Status name	Definition				
Each SKD bit	Status name	"1"	"0"			
SR7 (Bit 7)	Write state machine (WSM)	Ready	Busy			
SR6 (Bit 6)	Reserved	_	_			
SR5 (Bit 5)	Erase status	Terminated in error	Terminated normally			
SR4 (Bit 4)	Program status	Terminated in error	Terminated normally			
SR4 (Bit 3)	Block status after program	Terminated in error	Terminated normally			
SR2 (Bit 2)	Reserved	_	_			
SR1 (Bit 1)	Reserved	_	_			
SR0 (Bit 0)	Reserved	_	_			

## Write state machine (WSM) status (SR7)

After power-on, the write state machine (WSM) status is set to "1".

The write state machine (WSM) status indicates the operating status of the RY/BY pin output. This status bit is set to "0" during an auto write or auto erase operation and is set to "1" when the operation is completed.

#### Erase status (SR5)

The erase status indicates the operating status of an auto erase to the CPU. It is set to "1" when an erase error occurs. The erase status is reset to "0" when cleared.

### Program status (SR4)

The program status indicates the operating status of an auto write to the CPU. It is set to "1" when a write error occurs. The program status is reset to "0" when cleared.

When an erase command is in error, which occurs if the command entered after the block erase command (2016) is not the confirmation command (D016), both the program status and erase status (SR5) are set to "1".

If the program status or erase status = "1", the following commands entered by command write are not accepted and SR4 and SR5 are set to "1" (command sequence error):

- (1) A valid command is not entered correctly
- (2) The data entered in the second bus cycle of lock bit program (7716/D016), block erase (2016/D016), or erase all unlocked blocks (A716/D016) is not the D016 or FF16. However, if FF16 is entered, read array is assumed and the command that has been set up in the first bus cycle is canceled.

### Block status after program (SR3)

If data is overwritten (this occurs when a memory cell becomes overcharged and data incorrectly read), "1" is set for the program status after the program at the end of the page write operation. In other words:

- When writing ends successfully, "8016" is output;
- When writing fails, "9016" is output;
- When excessive data is written, "8816" is output.

### **Full-Status Check**

A full-status check allows the user to review the erase and program operations. Figure 1.156 shows a full-status check flowchart and the action to take when an error occurs.




Figure 1.156. Full-status check flowchart

#### **Precautions**

## **Operation speed**

During CPU rewrite mode, set the main clock frequency to 6.25MHz or less using the main clock division select bits (bit 6 at address 000616, and bits 6 and 7 at address 000716).

#### **Prohibited Instructions**

The UND, INTO, JMPS, JSRS, and BRK instructions cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory.

### **Prohibited Interrupts**

The address match interrupt cannot be used during CPU rewrite mode because it refers to the internal data of the flash memory. If the interrupt's vector is in the variable vector table, it can be used by transferring the vector into the RAM area. The  $\overline{\text{NMI}}$  and watchdog timer interrupts can be used to change the CPU rewrite mode select bit forcibly to normal mode (FMR01="0") when the interrupt occurs. If the rewrite operation is stopped when the  $\overline{\text{NMI}}$  or watchdog timer interrupts occurs, the CPU rewrite mode select bit should be set to "1" and the erase/program operation should be repeated.

#### Reset

Reset input is always accepted.

#### **Access**

To set the CPU rewrite mode select bit, and the lock bit disable bit to "1", the user must write a "0" and then a "1". This sequence must be followed to set this bit to "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval.

Write to the CPU rewrite mode select bit when  $\overline{\text{NMI}}$  pin is a "H" level.

## Access disable

Write the CPU rewrite mode select bit, and the user ROM area select bit in an area other than the internal flash memory.

## Writing in the user ROM area

If power is lost while rewriting blocks that contain the flash rewrite program with the CPU rewrite mode, the blocks may not be correctly rewritten. Afterwards, it is possible that the flash memory can not be rewritten. Therefore, use the standard serial I/O mode or parallel I/O mode to rewrite these blocks.

## Using the lock bit

In CPU rewrite mode, use a program that can set and clear the lock bit disable bit (FMR02).



M30245 Group Parallel I/O Mode

#### Parallel I/O Mode

The parallel I/O mode can be used to input and output the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. In this mode, the M30245 (flash memory version) operates in a manner similar to other flash memory from Renesas. Because there are some differences with some functions not available with the microcomputer and the memory capacity, the M30245 cannot be programmed by a programmer for other Renesas flash memory. Use an exclusive programmer that supports the M30245 (flash memory version). Refer to the instruction manual of each programmer manufacturer for usage details.

#### **User ROM and Boot ROM Areas**

In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.149 can be rewritten. Both areas of flash memory can be operated on in the same way.

Program and block erase operations can be performed in the user ROM area. The user ROM area and it's blocks are shown in Figure 1.149.

The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0FE00016 through 0FFFFF16. Ensure that the program and block erase operations are always performed within this address range. Access to any location outside this address range is prohibited.

In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has a standard serial I/O mode control program installed at the Renesas factory, therefore, it is unnecessary to write to the boot ROM area when using standard serial I/O mode.

M30245 Group Parallel I/O Mode

## **ROM** code protect function

To prevent the contents of the flash memory from being read out or rewritten too easily, the device incorporates a ROM code protect function for use in parallel I/O mode. The ROM code protect function prevents reading out or modifying the contents of the flash memory by using the ROM code protect control register (0FFFFF16) during parallel I/O mode. Figure 1.157 shows the ROM code protect control address. (This address exists in the user ROM area.)

If one pair of ROM code protect bits is set to "0", ROM code protect is turned on so that the contents of the flash memory are protected against being read out or modified. The ROM code protect function is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. If both level 1 and level 2 are selected, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00," the ROM code protect function is turned off so that the contents of the flash memory can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O mode or another mode to rewrite the contents of the ROM code protect reset bits.




Figure 1.157. ROM code protect control register

### Standard Serial I/O Mode

The standard serial I/O mode serially inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. It uses a specific serial programmer to accomplish this. It is different from the parallel I/O mode because the CPU controls operations like rewriting the flash memory (using the CPU rewrite mode) and serially inputting data.

The standard serial I/O mode is entered by clearing the reset with the P50 ( $\overline{\text{CE}}$ ) pin set to a "H" level, the P55 ( $\overline{\text{EPM}}$ ) pin set to a "L" level and the CNVss pin set to a "H" level. (For normal microprocessor mode, set the CNVss pin to "L" level.) A control program is written in the boot ROM area when the product is shipped from Renesas. The standard serial I/O mode cannot be used if the boot ROM area is rewritten in the parallel I/O mode. Figure 1.158 shows the pin connections for the standard serial I/O mode. Table 1.70 lists the pin functions for standard serial IO mode.

There are two standard serial I/O modes that both require a purpose-specific serial programmer: clock synchronous and clock asynchronous. Standard serial I/O switches between mode 1 (clock synchronous) and mode 2 (clock asynchronous) according to the level of the CLK1 pin when the reset is released. Serial data I/O uses UART1 and transfers the data serially in 8-bit units.

To use standard serial I/O mode 1 (clock synchronous):

- Set the CLK1 pin to "H" level and release the reset
- This mode uses the four UART1 pins CLK1, RxD1, TxD1 and RTS1 (BUSY).
- The CLK1 pin is the transfer clock input pin through which an external transfer clock is input.
- The TxD1 pin is for CMOS output.
- The RTS1 (BUSY) pin outputs an "L" level when ready for reception and an "H" level when reception starts.

To use standard serial I/O mode 2 (clock asynchronous):

- Set the CLK1 pin to "L" level and release the reset.
- This mode uses the two UART1 pins RxD1 and TxD1.

In standard serial I/O mode, only the user ROM area indicated in Figure 1.149 can be rewritten. The boot ROM cannot.

The standard serial I/O mode uses a 7-byte ID code. When there is data in the flash memory, commands sent from the programmer are not accepted unless the ID codes are identical.

#### **ID Code Check Function**

The ID code check function can be used in serial I/O mode to protect the contents of the flash memory from being read out or rewritten. If the contents of the flash memory are not blank, the ID code sent from the serial programmer is compared with the ID code written in the flash. If the ID codes are not identical, the commands sent from the serial programmer are not accepted. Figure 1.159 shows the ID code store addresses. The ID code consists of 8-bit data: (beginning with the first byte) 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. Write a program that has the ID code preset at these addresses.






Figure 1.158. Pin descriptions for standard serial I/O mode




Figure 1.159. ID code storage addresses

Table 1.70. Flash memory standard serial I/O mode pin functions

Pin Name		Ю	Description				
Vcc, Vss	Power input		Apply program/erase voltage to Vcc pin and 0V to Vss pin				
CNVss	CNVss	I	Connect to Vcc pin.				
RESET	Reset input	I	Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to $X_{\text{IN}}$ pin.				
X <sub>IN</sub>	Clock input	I	Connect a ceramic resonator or crystal oscillator between X <sub>IN</sub> and X <sub>OUT</sub> pins. To				
X <sub>OUT</sub>	Clock output	0	input an externally generated clock, input it to X <sub>IN</sub> pin and open X <sub>OUT</sub> pin.				
BYTE	BYTE	ı	Connect this pin to Vcc or Vss.				
AVcc, AVss	Analog power supply input	I	Connect AVss to Vss and AVcc to Vcc respectively.				
$V_{REF}$	Reference voltage input	I	Enter the reference voltage for A/D converter from this pin.				
P0 <sub>0</sub> to P0 <sub>7</sub>	Input Port P0	I	Input "H" or "L" level signal or open.				
P1 <sub>0</sub> to P1 <sub>7</sub>	Input Port P1	ı	Input "H" or "L" level signal or open.				
P2 <sub>0</sub> to P2 <sub>7</sub>	Input Port P2	I	Input "H" or "L" level signal or open.				
P3 <sub>0</sub> to P3 <sub>7</sub>	Input Port P3	I	Input "H" or "L" level signal or open.				
P4 <sub>0</sub> to P4 <sub>7</sub>	Input Port P4	I	Input "H" or "L" level signal or open.				
P5 <sub>1</sub> to P5 <sub>4</sub> , P5 <sub>6</sub> , P5 <sub>7</sub>	Input Port P5	I	Input "H" or "L" level signal or open.				
P5 <sub>0</sub>	CE input	I	Input "H" level signal.				
P5 <sub>5</sub>	EPM input	I	Input "L" level signal.				
P6 <sub>0</sub> to P6 <sub>3</sub>	Input Port P6	I	Input "H" or "L" level signal or open.				
P6 <sub>4</sub>	BUSY output	0	Standard serial mode 1: BUSY signal output pin Standard serial mode 2: Monitors the program operation check.				
P6 <sub>5</sub>	SCLK input	I	Standard serial mode 1: Serial clock input pin Standard serial mode 2: Input "L" level signal				
P6 <sub>6</sub>	RxD input	I	Serial data input pin				
P6 <sub>7</sub>	TxD output	0	Serial data output pin				
P7 <sub>0</sub> to P7 <sub>7</sub>	Input Port P7	I	Input "H" or "L" level signal or open.				
P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub>	Input Port P8	I	Input "H" or "L" level signal or open.				
P8 <sub>5</sub>	NMI input	I	Connect this pin to Vcc				
P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub>	Input Port P9	I	Input "H" or "L" level signal or open.				
P10 <sub>0</sub> to P10 <sub>7</sub>	Input Port P10	ı	Input "H" or "L" level signal or open.				

#### Standard serial I/O mode 1

In standard serial I/O mode 1, software commands, addresses, and data are input and output between the MCU and a serial programmer using 4-wire clock-synchronized serial I/O (UART1). Standard serial I/O mode 1 is initiated by releasing the reset with the P65 (CLK1) pin at a "H" level.

In reception, the software commands, addresses, and program data are synchronized with the rise of the transfer clock (input to the CLK1 pin) and input to the MCU on the RxD1 pin.

In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD1 pin. The TxD1 pin is a CMOS output. Transfer is in 8-bit units with LSB first.

When busy, such as during transmission, reception, erasing, or program execution, the RTS1 (BUSY) pin is at a "H" level. Accordingly, always start the next transfer after the RST1 (BUSY) pin is at a "L" level.

## **Example Circuit Application**

Figure 1.160 shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to peripheral unit (programmer), therefore check the peripheral unit (programmer) manual for more information.




Figure 1.160. Example circuit application for the standard serial I/O mode 1

## **Software Commands**

In the standard serial I/O mode 1, erase , program and read operations are controlled by transferring software commands using the RxD1 pin.

Data and status registers in memory can be read after inputting software commands. Reading the status register can check the status of the flash memory operating state or successful completion of a program or erase operation. Table 1.71 lists the software commands.

Table 1.71. Software commands

	Control command		2nd byte	3rd byte	4th byte	5th byte	6th byte		When ID is not verified
1	Page read	FF <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 <sub>16</sub>	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
4	Erase all unlocked blocks	A7 <sub>16</sub>	D0 <sub>16</sub>						Not acceptable
5	Read status register	70 <sub>16</sub>	SRD output	SRD1 output					Acceptable
6	Clear status register	50 <sub>16</sub>							Not acceptable
7	Read lock bit status	71 <sub>16</sub>	Address (middle)	Address (high)	Lock bit data output				Not acceptable
8	Lock bit program	77 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
9	Lock bit enable	7A <sub>16</sub>							Not acceptable
10	Lock bit disable	75 <sub>16</sub>							Not acceptable
11	ID check function	F5 <sub>16</sub>	Address (low)	Address (middle)	Address (high)	ID size	ID1	To ID7	Acceptable
12	Download function	FA <sub>16</sub>	Size (low)	Size (high)	Check sum	Data input	As required		Not acceptable
13	Version data output function	FB <sub>16</sub>	Version data output	Version data output	Version data output	Version data out- put	Version data output	Version data output to 9th byte	Acceptable
14	Boot ROM area output function	FC <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
15	Read check data	FD <sub>16</sub>	Check data (low)	Check data (high)					Not acceptable

Note 1: The shaded areas indicate a transfer from flash memory MCU to peripheral unit. All other data is transferred from the peripheral unit to the flash memory MCU.

Note 2: SRD refers to Status Register Data. SRD1 refers to Status Register Data 1.

Note 3: All commands are accepted if the flash memory is blank.

### 1. Page Read Command

The page read command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.161 shows the timing for the page read.

To execute the page read command:

- (1) Transfer the "FF16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte on, data (Do-D7) for the page (256 bytes) specified by addresses A8 to A23, will be output sequentially from the smallest address first in sync with the fall of the clock.




Figure 1.161. Timing for page read

## 2. Page Program Command

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.162 shows the page program timing.

To execute the page program command:

- (1) Transfer the "4116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte on, write data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, will be input sequentially from the smallest address first. The page is automatically written.

When reception of the page (256 bytes) ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The status register shows the results of the page program. Refer to the status register section for more details.

Each block is write-protected with the lock bit. Refer to the data protection function section for more details. Additional writing of previously programmed pages is not allowed.




Figure 1.162. Timing for the page program

#### 3. Block Erase Command

This command erases the data in the specified block. Figure 1.163 shows the block erase timing.

To execute the block erase command:

- (1) Transfer the "2016" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. Write the highest address of the specified block for addresses A16 to A23.
- (3) Transfer the verify command code "D016" with the 4th byte. The verify command code allows the erase operation to start for the specified block in the flash memory.

When the block erase is finished, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The status register shows the results of the block erase command. Refer to the status register section for more details.

Each block is erase-protected with the lock bit. Refer to the data protection section for more details.




Figure 1.163. Timing for block erasing

#### 4. Erase All Unlocked Blocks Command

This command erases the contents of all blocks. Figure 1.164 shows the timing for erasing all unlocked blocks. To execute the erase all unlocked blocks command:

- (1) Transfer the "A716" command code with the 1st byte.
- (2) Transfer the verify command code "D016" with the 2nd byte. The verify command code allows the erase operation to continue for all of the flash memory.

When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level The status register shows the results of the erase all unlocked blocks command. Refer to the status register section for more details.

Each block is erase-protected with the lock bit. Refer to the data protection section for more details.




Figure 1.164. Timing for erasing all unlocked blocks

## 5. Read Status Register Command

This command reads the status information. Figure 1.165 shows the read status command timing.

When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) are read with the 2nd byte and the contents of status register 1 (SRD1) are read with the 3rd byte.




Figure 1.165. Timing for reading the status register

#### 6. Clear Status Register Command

This command clears the bits (SR3-SR5) that are set when an erase, program, or status operation ends in error. Figure 1.166 shows the clear status register timing.

When the "5016" command code is sent with the 1st byte, bits SR3-SR5 are cleared. When the clear status register operation has ended, the  $\overline{\text{RTS1}}$  (BUSY) signal changes from the "H" to the "L" level.




Figure 1.166. Timing for clearing the status register

#### 7. Read Lock Bit Status Command

This command reads the lock bit status of the specified block. Figure 1.167 shows the lock bit status timing. To execute the read lock bit status command:

- (1) Transfer the "7116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) The lock bit data of the specified block is output with the 4th byte. The 6th bit (D6) of the output data is the lock bit data. Write the highest address of the specified block for addresses A8 to A23.




Figure 1.167. Timing for reading lock bit status

### 8. Lock Bit Program Command

This command writes "0" (lock) for the lock bit of the specified block. Figure 1.168 shows the lock bit program timing. To execute the lock bit program command:

- (1) Transfer the "7716" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written to the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.

When writing ends, the  $\overline{RTS1}$  (BUSY) signal changes from the "H" to the "L" level. Lock bit status can be read with the read lock bit status command. Refer to the data protection function for more details.




Figure 1.168. Timing for the lock bit program

#### 9. Lock Bit Enable Command

This command enables the lock bit for all blocks. Figure 1.169 shows the lock bit enable timing. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself.




Figure 1.169. Timing for enabling the lock bit

#### 10. Lock Bit Disable Command

This command disables the lock bit for all blocks. Figure 1.170 shows the lock bit disable command timing. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, all "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. After reset the lock bit is always enabled.




Figure 1.170. Timing for disabling the lock bit

#### 11. ID Check Command

This command checks the ID code. Figure 1.171 shows the ID check command timing. To execute the boot ID check command:

- (1) Transfer the "F516" command code with the 1st byte.
- (2) Transfer addresses A<sub>0</sub> to A<sub>7</sub>, A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
- (3) Transfer the number of data sets of the ID code with the 5th byte.
- (4) The ID code is sent with the 6th byte on, starting with the 1st byte of the code.

See the ID code section for more information.




Figure 1.171. Timing for the ID check

#### 12. Download Command

This command downloads a program to the RAM for execution. Figure 1.172 shows the download command timing. To execute the download command:

- (1) Transfer the "FA16" command code with the 1st byte.
- (2) Transfer the program size with the 2nd and 3rd bytes.
- (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent starting with the 5th byte.
- (4) The program to execute is sent starting with the 5th byte.

After all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.




Figure 1.172. Timing for download

## 13. Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Figure 1.173 shows the version information output timing. To execute the version information output command:

- (1) Transfer the "FB16" command code with the 1st byte.
- (2) The version information will be output from the 2nd byte on. The version data is composed of 8 ASCII code characters.




Figure 1.173. Timing for version information output

## 14. Boot ROM Area Output Command

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Figure 1.174 shows the boot ROM area output timing. To execute the boot ROM area output command:

- (1) Transfer the "FC16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Starting with the 4th byte, data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the falling edge of the transfer clock.




Figure 1.174. Timing for boot ROM area output

### 15. Read Check Data command

This command reads the check data that confirms that the write data, sent with the page program command, has been successfully received. Figure 1.175 shows the read check data timing. To execute the read check data command:

- (1) Transfer the "FD16" command code with the 1st byte.
- (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd byte.

To use this read check data command, first execute the command and then initialize the check data. Then execute the page program command the required number of times. Afterwards, when the read check command is executed again, the check data (for all of the read data that was sent with the page program command during this time) is read. The check data is the result of a CRC operation of write data.




Figure 1.175. Timing for the read check data

#### **Data Protection (Block Lock)**

Each block in Figure 1.176 has a nonvolatile lock bit that indicates protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Any lock bit can be read with the read lock bit status command.

Block lock disable/enable is determined by the status of the lock bit and execution status of the lock bit disable and lock bit enable commands.

- (1) After reset and the lock bit enable command is executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with a "0" lock bit data are locked and cannot be erased or written to. Blocks with a "1" lock bit data are unlocked and can be erased or written to.
- (2) After the lock bit disable command has been executed, all blocks are unlocked regardless of the lock bit data status and can be erased or written to. In this case, any lock bit data that was "0" before the block was erased is set to "1" (unlocked) after erasing.




Figure 1.176. Block diagram of the flash memory version

#### Status Register (SRD)

The status register indicates the flash memory operating status and whether an erase or program operation has terminated normally or in error. It can be read by using the read status register command (7016). Writing the clear status register command (5016) clears the status register. Table 1.72 defines each status register bit. After reset, the status register outputs "8016".

Table 1.72. Status register (SRD)

Fook CDD hit	Status name	Defin	nition
Each SRD bit	Status name	"1"	"0"
SR7 (Bit 7)	Write state machine (WSM)	Ready	Busy
SR6 (Bit 6)	Reserved	_	-
SR5 (Bit 5)	Erase status	Terminated in error	Terminated normally
SR4 (Bit 4)	Program status	Terminated in error	Terminated normally
SR4 (Bit 3)	Block status after program	Terminated in error	Terminated normally
SR2 (Bit 2)	Reserved	_	_
SR1 (Bit 1)	Reserved	_	-
SR0 (Bit 0)	Reserved	_	-

## Write State Machine (WSM) Status (SR7)

The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, "1" (ready) is set. The bit is set to "0" (busy) during an auto-write or auto-erase operation, but returns to "1" when the operation ends.

### **Erase Status (SR5)**

The erase status reports the operating status of the auto-erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0".

#### **Program Status (SR4)**

The program status reports the operating status of the auto-write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0".

## **Block Status After Program (SR3)**

If data is overwritten (this occurs when a memory cell becomes overcharged and data is incorrectly read), a "1" is set for the block status after program at the end of the page write operation.

In other words:

- When writing ends successfully "8016" is output
- When writing fails, "9016" is output
- When excessive data is written, "8816" is output.

If "1" is written to any SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (5016).

## Status Register 1 (SRD1)

Status register 1 indicates the status of serial communications, ID check results, and check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Status register 1 can be cleared by writing the clear status register command (5016).

Table 1.73 defines each status register 1 bit. "0016" is output when power is turned ON and the flag status is maintained even after the reset.

Table 1.73. Status register 1 (SRD1)

SRD1 bits	Status name	Definition			
SKD1 bits	Status name	"1"	"0"		
SR15 (Bit 7)	Boot update complete bit	Completed	Not updated		
SR14 (Bit 6)	Reserved	-	-		
SR13 (Bit 5)	Reserved	-	-		
SR12 (Bit 4)	Checksum match bit	Match	No match		
SR11 (Bit 3) SR10 (Bit 2)	ID check completed bits	0 1	Not verified Verified no match Reserved Verified		
SR9 (Bit 1)	Data receive time out	Time out	Normal operation		
SR8 (Bit 0)	Reserved	-	-		

## **Boot Update Completed Bit (SR15)**

This flag indicates if the control program was properly downloaded (using the download function) to RAM.

## **Check Sum Consistency Bit (SR12)**

This flag indicates if the check sum matches after a program is downloaded for execution (using the download function).

## ID Check Completed Bits (SR11 and SR10)

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.

## **Data Reception Time Out (SR9)**

This flag indicates when a time out error is generated during data reception. If this flag is set during data reception, the received data is discarded and the microcomputer returns to the command wait state.

#### **Full Status Check**

A full-status check allows the user to review the erase and program operations. Figure 1.177 shows a full-status check flowchart and the action to take when an error occurs.




Figure 1.177. Full status check flowchart

#### Standard serial I/O mode 2

In standard serial I/O mode 2 (clock asynchronous), software commands, addresses and data are input and output between the MCU and peripheral units (serial programmer, etc.) using 2-wire clock-asynchronous serial I/O (UART1). Standard serial I/O mode is entered by releasing the reset with the P65 (CLK1) pin at a "L" level. The TxD1 pin is set to CMOS output. Data transfer is in 8-bit units with LSB first, 1 stop bit and parity OFF.

After reset, connections can be established at 9,600 bps when initial communications are made with a peripheral unit. This requires a main clock with a minimum 2 MHz input oscillation frequency. The baud rate can also be changed from 9,600 bps to 19,200, 38,400, or 57,600 bps by executing software commands. Communication errors may occur because of the main clock oscillation frequency. If errors occur, change the main clock's oscillation frequency and the baud rate.


After executing commands from a peripheral unit that require time to erase and write data, as with the erase and program commands, allow a sufficient time interval or execute the read status command and check how the processing ended before executing the next command.

Data and status registers can be read after transmitting software commands. Reading the status register can check status of the flash memory operating state or successful completion of a program or erase operation.

Initial communications with peripheral units

After reset, the bit rate generator is adjusted to 9,600 bps to match the main clock's oscillation frequency, by sending the code as prescribed by the protocol for initial communications with peripheral units. Figure 1.178 shows the initial communication with peripheral units.

- (1) Transmit "0016" from a peripheral unit 16 times. (The MCU with internal flash memory sets the bit rate generator so that "0016" can be successfully received.)
- (2) The MCU with internal flash memory outputs the "B016" check code and initial communications end successfully. Initial communications must be transmitted at a speed of 9,600 bps and a transfer interval of a minimum 15 ms. Also, the baud rate at the end of initial communications is 9,600 bps.



Note. If the peripheral unit cannot receive "B016" successfully, change the oscillation frequency of the main clock.

Figure 1.178. Peripheral unit and initial communication

## Frequency identification

When "0016" data is received 16 times from a peripheral unit at a baud rate of 9,600 bps, the value of the bit rate generator is set to match the operating frequency (2 - 16 MHz). The highest speed is taken from the first 8 transmissions and the lowest from the last 8. These values are then used to calculate the bit rate generator value for a baud rate of 9,600 bps. Baud rate cannot be attained with some operating frequencies. Table 1.74 lists the operation frequency and the baud rate.

Table 1.74. Operation frequency and baud rate

Operation Frequency	Baud rate 9,600	Baud rate 19,200	Baud rate 38,400	Baud rate 57,600
16 MHz	+	+	+	+
12 MHz	+	+	+	+
11 MHz	+	+	+	+
10 MHz	+	+	+	+
8 MHz	+	+	+	+
7.3728 MHz	+	+	+	+
6 MHz	+	+	+	_
5 MHz	+	+	+	_
4.5 MHz	+	+	+	+
4.194304 MHz	+	+	+	_
4 MHz	+	+	_	_
3.58 MHz	+	+	+	+
3 MHz	+	+	+	_
2 MHz	+	_	_	_

<sup>+:</sup> Communications possible

### **Example Circuit Application**

Figure 1.179 shows a circuit application for the standard serial I/O mode 2.




Figure 1.179. Example circuit application for the standard serial I/O mode 2

\_: Communications not possible

## **Software Commands**

In the standard serial I/O mode 2, erase, program, and read operations are controlled by transferring software commands using the RxD1 pin. Standard serial I/O mode 2 adds four transmission speed commands - 9,600, 19,200, 38,400, and 57,600 bps - to the software commands of standard serial I/O mode 1. Table 1.75 lists the software commands for serial I/O mode 2.

Table 1.75. Software commands

	Control command		2nd byte	3rd byte	4th byte	5th byte	6th byte		When ID is not verified
1	Page read	FF <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 <sub>16</sub>	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
4	Erase all unlocked blocks	A7 <sub>16</sub>	D0 <sub>16</sub>						Not acceptable
5	Read status register	70 <sub>16</sub>	SRD output	SRD1 output					Acceptable
6	Clear status register	50 <sub>16</sub>							Not acceptable
7	Read lock bit status	71 <sub>16</sub>	Address (middle)	Address (high)	Lock bit data output				Not acceptable
8	Lock bit program	77 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
9	Lock bit enable	7A <sub>16</sub>							Not acceptable
10	Lock bit disable	75 <sub>16</sub>							Not acceptable
11	ID check function	F5 <sub>16</sub>	Address (low)	Address (middle)	Address (high)	ID size	ID1	To ID7	Acceptable
12	Download function	FA <sub>16</sub>	Size (low)	Size (high)	Check sum	Data input	As required		Not acceptable
13	Version data output function	FB <sub>16</sub>	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
14	Boot ROM area out- put function	FC <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
15	Read check data	FD <sub>16</sub>	Check data (low)	Check data (high)					Not acceptable
16	Baud rate 9600	B0 <sub>16</sub>	B0 <sub>16</sub>						Acceptable
17	Baud rate 19200	B1 <sub>16</sub>	B1 <sub>16</sub>						Acceptable
18	Baud rate 38400	B2 <sub>16</sub>	B2 <sub>16</sub>						Acceptable
19	Baud rate 57600	B3 <sub>16</sub>	B3 <sub>16</sub>						Acceptable

Note 1: The shaded areas indicate a transfer from flash memory MCU to peripheral unit. All other data is

transferred from the peripheral unit to the flash memory MCU.

Note 2: SRD refers to Status Register Data. SRD1 refers to Status Register Data 1.

Note 3: All commands are accepted if the flash memory is blank.

### 1. Page Read Command

The page read command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.180 shows the page read timing. To execute the page read command:

- (1) Transfer the "FF16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte on, data (Do-D7) for the page (256 bytes) specified by addresses A8 to A23, will be output sequentially from the smallest address first, in sync with the rise of the clock.




Figure 1.180. Timing for page read

### 2. Page Program Command

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.181 shows the page program timing. To execute the page program command:

- (1) Transfer the "4116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte on, write data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, is input sequentially from the smallest address first. The page is automatically written.

The page program results can be reviewed in the status register. Refer to the status register section for more details.

Each block can be write-protected with the lock bit. Refer to the data protection function for more details. Additional writing of previously programmed pages is not allowed.




Figure 1.181. Timing for the page program

#### 3. Block Erase Command

This command erases all the data in the specified block. Figure 1.182 shows the block erase timing. To execute the block erase command:

- (1) Transfer the "2016" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A8 to A23. After block erase ends, the results of the block erase operation can be reviewed in the status register. Refer to the status register section for more details. Each block can be erase-protected with the lock bit. Refer to the data protection function section for more details.




Figure 1.182. Timing for block erasing

#### 4. Erase All Unlocked Blocks Command

This command erases the content of all blocks. Figure 1.183 shows the erase all unlocked blocks timing. To execute the erase all unlocked blocks command:

- (1) Transfer the "A716" command code with the 1st byte.
- (2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.

The results of the erase operation can be reviewed in the status register. Each block can be erase-protected with the lock bit. Refer to the data protection function and status register sections for more details.




Figure 1.183. Timing for erasing all unlocked blocks

### 5. Read Status Register Command

This command reads the status information. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) are read with the 2nd byte and the contents of status register 1 (SRD1) are read with the 3rd byte. Figure 1.184 shows the read status register timing.



Figure 1.184. Timing for reading the status register

## 6. Clear Status Register Command

This command clears the bits (SR3–SR5) that are set when an erase, program or status operation ends in error. When the "5016" command code is sent with the 1st byte, the SR3-SR5 bits are cleared. Figure 1.185 shows the clear status register timing.




Figure 1.185. Timing for clearing the status register

#### 7. Read Lock Bit Status Command

This command reads the lock bit status of the specified block. Figure 1.186 shows the read lock bit status timing. To execute the read lock bit status command:

- (1) Transfer the "7116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) The lock bit data of the specified block is output with the 4th byte. The 6th bit (D6) of the output data is the lock bit data. Write the highest address of the specified block for addresses A8 to A23.




Figure 1.186. Timing for reading lock bit status

#### 8. Lock Bit Program Command

This command writes "0" (lock) for the lock bit of the specified block. Figure 1.187 shows the lock bit program timing. To execute the lock bit program command:

- (1) Transfer the "7716" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.

The lock bit status can be read with the read lock bit status command. Refer to the data protection function for more details about the lock bit function and reset procedure.




Figure 1.187. Timing for the lock bit program

#### 9. Lock Bit Enable Command

This command enables the lock bits for all blocks. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself. Figure 1.188 shows the lock bit enable timing.

RxD1 (M30245 reception data) 7A16	
TxD1 (M30245 transmit data)	

Figure 1.188. Timing for enabling the lock bit

#### 10. Lock Bit Disable Command

This command disables the lock bit for all blocks. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, all "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. Figure 1.189 shows the lock bit disable timing. After reset the lock bit is always enabled.

RxD1 (M30245 reception data)	7516
TxD1 (M30245 transmit data)	

Figure 1.189. Timing for disabling the lock bit

#### 11. ID Check

This command checks the ID code. Figure 1.190 shows the ID check command timing. To execute the boot ID check command:

- (1) Transfer the "F516" command code with the 1st byte.
- (2) Transfer addresses A<sub>0</sub> to A<sub>7</sub>, A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
- (3) Transfer the number of data sets of the ID code with the 5th byte.
- (4) The ID code is sent with the 6th byte on, starting with the 1st byte of the code.

See the ID code section for more information.




Figure 1.190. Timing for the ID check

#### 12. Download Command

This command downloads a program to the RAM for execution. Figure 1.191 shows the download command timing. To execute the download command:

- (1) Transfer the "FA16" command code with the 1st byte.
- (2) Transfer the program size with the 2nd and 3rd bytes.
- (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent from the 5th byte on.
- (4) The program to execute is sent starting with the 5th byte.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.




Figure 1.191. Timing for download

## 13. Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Figure 1.192 shows the version information output timing. To execute the version information output command:

- (1) Transfer the "FB16" command code with the 1st byte.
- (2) The version information will be output from the 2nd byte on. This version data is composed of 8 ASCII code characters.




Figure 1.192. Timing for version information output

## 14. Boot ROM Area Output Command

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Figure 1.193 shows the boot ROM area output timing. To execute the boot ROM area output command:

- (1) Transfer the "FC16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Starting with the 4th byte, data (Do-D7) for the page (256 bytes) specified by addresses A8 to A23, will be output sequentially from the smallest address first.




Figure 1.193. Timing for boot ROM area output

#### 15. Read Check Data

This command reads the check data, that confirms that the write data, sent with the page program command, was successfully received. Figure 1.194 shows the read check data timing. To execute the read check data:

- (1) Transfer the "FD16" command code with the 1st byte.
- (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. Afterwards, when the read check command is executed again, the check data (for all of the read data sent with the page program command during this time) is read. The check data is the result of a CRC operation of write data.



Figure 1.194. Timing for the read check data

#### 16. Baud Rate 9600

This command changes the baud rate to 9,600 bps. Figure 1.195 shows the baud rate 9600 command timing. To execute the baud rate 9600 bps command:

- (1) Transfer the "B016" command code with the 1st byte.
- (2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps.




Figure 1.195. Timing of baud rate 9600

### 17. Baud Rate 19200

This command changes the baud rate to 19,200 bps. Figure 1.196 shows the baud rate 19200 command timing. To execute the baud rate 19200 bps command:

- (1) Transfer the "B116" command code with the 1st byte.
- (2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps.




Figure 1.196. Timing of baud rate 19200

### 18. Baud Rate 38400

This command changes the baud rate to 38,400 bps. Figure 1.197 shows the baud rate 38400 command timing. To execute the baud rate 38400 bps command:

- (1) Transfer the "B216" command code with the 1st byte.
- (2) After the "B216" check code is output with the 2nd byte, change the baud rate to 38,400 bps.




Figure 1.197. Timing of baud rate 38400

### 19. Baud Rate 57600

This command changes the baud rate to 57,600 bps. Figure 1.198 shows the baud rate 57600 command timing. To execute the baud rate 57600 bps command:

- (1) Transfer the "B316" command code with the 1st byte.
- (2) After the "B316" check code is output with the 2nd byte, change the baud rate to 57,600 bps.



F.igure 1.198. Timing of baud rate 57600

# **Electrical Specifications**

# **Absolute Maximum Ratings**

Table 1.76. Absolute maximum ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply voltage		Vcc = AVcc = UVcc	-0.3 to 4.0	V
AVcc	Analog supply vo	oltage	Vcc = AVcc = UVcc	-0.3 to 4.0	V
UVcc	USB circuit supply voltage		Vcc = AVcc = UVcc	-0.3 to 4.0	V
VI	Input voltage	RESET, CNVss, BYTE, P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P87 P90, P92, P93, P100 to P107, VREF, XIN, D+, D-		-0.3 to Vcc + 0.3	V
		P7 <sub>0</sub> to P7 <sub>1</sub>		-0.3 to 4.0	V
		VbusDTCT		-0.3 to 5.50	V
Vo	Output voltage	P0 <sub>0</sub> to P0 <sub>7</sub> ,P1 <sub>0</sub> to P1 <sub>7</sub> ,P2 <sub>0</sub> to P2 <sub>7</sub> ,P3 <sub>0</sub> to P3 <sub>7</sub> ,P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> ,P6 <sub>0</sub> to P6 <sub>7</sub> ,P7 <sub>2</sub> to P7 <sub>7</sub> ,P8 <sub>0</sub> to P8 <sub>4</sub> ,P8 <sub>6</sub> ,P8 <sub>7</sub> , P9 <sub>0</sub> ,P9 <sub>2</sub> , P9 <sub>3</sub> ,P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>OUT</sub> , D+,D-		-0.3 to Vcc + 0.3	V
		P7 <sub>0</sub> to P7 <sub>1</sub>		-0.3 to 4.0	V
Pd	Power dissipatio	n	Topr = 25°C	300	mW
Topr	Operating ambie	ent temperature		-20 to 85	°C
Tstg	Storage tempera	ature		-65 to 150	°C

# **Recommended operating conditions**

Table 1.77. Recommended operating conditions (Note 1)

Symbol		Dovernator	,	Standar	d	Unit	
Symbol		Parameter	Min.	Тур.	Max.	Oint	
Vcc	Supply volta	ge	3.0	3.0 3.3 3.6		V	
AVcc	Analog supp	ly voltage		Vcc		V	
UVcc	USB supply	voltage	3.0	3.3	3.6	V	
Vss	Supply volta	ge		0		V	
AVss	Analog supp	ly voltage		0		V	
V <sub>IH</sub>	HIGH input voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNVss, BYTE	0.8 Vcc		Vcc	V	
		P7 <sub>0</sub> to P7 <sub>1</sub>	0.8 Vcc		4.0	V	
		D+, D-	2.0			V	
		VbusDTCT	4.0		5.25	V	
V <sub>IL</sub>	LOW input voltage	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>IN</sub> , RESET, CNVss, BYTE			0.2 Vcc	V	
		P7 <sub>0</sub> to P7 <sub>1</sub>			0.2 Vcc	V	
		D+, D-			0.8	V	
		VbusDTCT			1.0	V	
I <sub>OH</sub> (peak)	HIGH peak output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			-10.0	mA	
I <sub>OH</sub> (avg)	HIGH aver- age output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			-5.0	mA	
I <sub>OL</sub> (peak)	LOW peak output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			10.0	mA	
I <sub>OL</sub> (avg)	LOW aver- age output current	P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> , P9 <sub>3</sub> , P10 <sub>0</sub> to P10 <sub>7</sub>			5.0	mA	
f(X <sub>IN</sub> )	Main clock ir	nput oscillation frequency	(Note 4)		16	MHz	
f(X <sub>CIN</sub> )	Sub clock os	cillation frequency		32.768	50	kHz	

Note 1: Vcc = 3.0V to 3.6V at Topr = -20 to  $85^{\circ}\text{C}$  unless otherwise stated.

Note 2: The mean output current is the mean values within 100ms.

Note 3: The total I<sub>OL</sub> (peak) and I<sub>OH</sub> (peak) for Ports P0, P1, P2, P8<sub>6</sub>, P8<sub>7</sub>,P9 and P10 must be 80mA max. The total I<sub>OL</sub> (peak) for Ports P3, P4, P5, P6, P7 and P8<sub>0</sub> to P8<sub>4</sub> must be 80mA max. The total I<sub>OH</sub> (peak) for ports P3, P4, P5, P6, P7<sub>2</sub> toP7<sub>7</sub> and P8<sub>0</sub> to P8<sub>4</sub> must be 80mA max.

Note 4: When using the USB function, set  $f(X_{IN})$  to 4MHz or higher.

## **Electrical characteristics**

Table 1.78. Electrical characteristics (Note 1)

Symbol		Da	rameter			Measuring condition		Standard		Unit
Symbol		га	rameter			measuring condition	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	HIGH output voltage P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P62, P64 to P66, P70 to P77, P80 to P84, P86, P87, P90, P92, P93, P100 to P107		I <sub>OH</sub> = -1m	A	2.5			V		
		P6 <sub>3</sub> , P6 <sub>7</sub>			I <sub>OH</sub> = -10i	mA	2.0			V
		X <sub>OUT</sub>		HIGHPOWER	I <sub>OH</sub> = -0.1mA		2.5			V
				LOWPOWER	I <sub>OH</sub> = -50µ		2.5			ľ
		X <sub>COUT</sub>		HIGHPOWER LOWPOWER	$I_{OH} = -1\mu A$		2.5			V
V <sub>OL</sub>	LOW output voltage	P4 <sub>0</sub> to P4 <sub>7</sub> P7 <sub>0</sub> to P7 <sub>7</sub> ,		1 0 to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , 0 to P6 <sub>2</sub> , P6 <sub>4</sub> to P6 <sub>6</sub> , 5, P8 <sub>7</sub> ,	I <sub>OH</sub> = -0.5µ		2.5		0.5	V
		P63, P67, P	7 <sub>0</sub> to P7 <sub>7</sub> (P7 hig	gh drive mode)	I <sub>OL</sub> = 10m	nA			0.8	V
		X <sub>OUT</sub>		HIGHPOWER	I <sub>OL</sub> = 0.1r	mA			0.5	V
		00.		LOWPOWER	I <sub>OL</sub> = 50μ	A			0.5	- v
		X <sub>COUT</sub>		HIGHPOWER	$I_{OL} = 1\mu A$				0.5	V
				LOWPOWER	$I_{OL} = 0.5 \mu$	A			0.5	_ `
V <sub>T</sub> + - V <sub>T</sub> -	Hysteresis	AD <sub>TRG</sub> , C	TS0 to CTS3, 0 , NMI, KI <sub>0</sub> to KI	1 <sub>IN</sub> , INTO to INT2, CLK0, CLK1, TA2 <sub>OUT</sub> 7, RXD0 to RXD3,			0.2		1.0	V
		RESET					0.2		1.8	V
		VbusDTC	Т				1.0			V
I <sub>IH</sub>	HIGH input current	P4 <sub>0</sub> to P4 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub>	7, P5 <sub>0</sub> to P5 <sub>7</sub> , P	20 to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , 6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , 3, P10 <sub>0</sub> to P10 <sub>7</sub> ,	V <sub>I</sub> = VCC				4	μА
		VbusDTC	 Т						50	μА
I <sub>IL</sub>	LOW input current	P0 <sub>0</sub> to P0 <sub>7</sub> P4 <sub>0</sub> to P4 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub>	7, P1 <sub>0</sub> to P1 <sub>7</sub> , P 7, P5 <sub>0</sub> to P5 <sub>7</sub> , P	2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , 6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , 3, P10 <sub>0</sub> to P10 <sub>7</sub> , E, VbusDTCT	V <sub>I</sub> = 0V				-4	μА
R <sub>PULLUP</sub>	Pull-up resistance	P4 <sub>0</sub> to P4	7, P5 <sub>0</sub> to P5 <sub>7</sub> , P 4, P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub>	2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , 6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , p, P9 <sub>2</sub> , P9 <sub>3</sub> ,	V <sub>I</sub> = 0V		30.0	50.0	167.0	kΩ
$R_{fXIN}$	Feedback	X <sub>IN</sub>						1.0		МΩ
R <sub>fXCIN</sub>	resistance	X <sub>CIN</sub>						10		МΩ
V <sub>RAM</sub>	RAM retent	l			When clo	ck is stopped	2.0			V
Icc	Power supp	oly	In single-chip output pins are		f(X <sub>IN</sub> ) = 16	MHz Square wave, no division, USB off		16		mA
	Current		other pins are		f(X <sub>IN</sub> ) = 16	MHz Square wave, no division, USB on		25	43	mA
					$f(X_{CIN}) = 3$	2kHz Square wave		30		μА
						2kHz When a WAIT instruction is		12		μА
					Flash memory	Topr = 25°C, when clock is stopped, USB suspend mode			235	μА
					version	Topr = 45°C, when clock is stopped, USB suspend mode			420	μА
					Mask ROM	Topr = 25°C, when clock is stopped, USB suspend mode			95	μА
					version	Topr = 45°C, when clock is stopped, USB suspend mode			190	μА

Note 1 : Vcc = 3.0V to 3.6V, Vss = 0V at  $Topr = -20^{\circ}C$  to  $85^{\circ}C$ ,  $f(X_{IN}) = 16MHz$  unless otherwise stated.

Note 2: With one timer operated using fc32.

Table 1.79. USB electrical characteristics (Note 1)

Symbol	Parameter	Parameter Measuring Condition						Unit
Cymbol	rarameter	measuring con	dition		Min	Тур	Max	Oilit
VoH	D+, D-	$I_{OH}/I_{OL}$ = +/- 18.3mA, UVcc = 3.00V, Rx = 33 $\Omega$			2.2		3.6	V
V <sub>OL</sub>	D+, D-	$I_{OH}/I_{OL}$ = +/- 18.3mA, UVcc = 3.00V, Rx = 33 $\Omega$			0		0.8	V
Isusp	Suspend	USB suspend mode, internal clock stopped,	Flash	Topr=25°C			235	μΑ
	Current	with / without Vbus Detect	memory version	Topr=45°C			420	μΑ
			Mask	Topr=25°C			95	μΑ
			ROM version	Topr=45°C			190	μΑ

Note1 : Vcc = 3.0V to 3.6V, Vss = 0V,  $Topr = -20^{\circ}C$  to  $85^{\circ}C$  unless otherwise specified.

Table 1.80. A/D conversion characteristics (Note 1)

Symbol		Parameter	Measuring		Standar	d	Unit
Symbol		raiailletei	condition	Min	Тур	Max	Onit
-	Resolution		VREF = VCC			10	Bits
		Sample and hold function not used (10 bit)	VREF = VCC			<u>+</u> 4	LSB
	Absolute	Sample and hold function used (10 bit)	VREF = VCC			<u>+</u> 4	LSB
-	accuracy	Sample and hold function not used (8 bit)	VREF = VCC			<u>+</u> 2	LSB
		Sample and hold function used (8 bit)	VREF = VCC			<u>+</u> 2	LSB
RLADDER	Ladder resist	tance	VREF = VCC	10		40	kΩ
tconv	Conversion t	ime (10 bit)	VREF = VCC	3.3			μs
tconv	Conversion t	ime (8 bit)	VREF = VCC	2.8			μs
tsamp	Sampling tim	e		0.3			μs
VREF	Reference vo	oltage			Vcc		V
VIA	Analog input	voltage		0		Vcc	V

Note 1: Vcc, AVcc, VREF = 3.3V, Vss, AVss = 0V, Topr = 25°C, f(XIN) = 16MHz.

Note 2 : Divide the frequency if  $f(X_{IN})$  exceeds 10MHz, and make  $\Phi AD$  equal to or less than 10MHz.

Table 1.81. Flash memory version electrical characteristics (Note 1)

Symbol	Parameter	Measuring	5	Unit		
Symbol	Faranietei	condition	Min	Тур	Max	Unit
-	Page Program Time			6	120	ms
-	Block erase time			50	600	ms
-	Erase all unlocked blocks time			50xN (Note 2)	60xN (Note 2)	ms
-	Lock bit program time			6	120	ms

Note 1: Vcc = 3.0V to 3.6V, Vss = 0V, Topr =  $0^{\circ}$ C to  $60^{\circ}$ C

Note 2: N denotes the number of block erases.

# Timing requirements (Vcc = 3.3V, Vss=0V, Topr =-20 °C to 85 °C unless otherwise stated)

Table 1.82. External clock input

Symbol	Parameter	Standard		Unit
Symbol	Farameter	Min	Max	Offic
tc	External clock input cycle time	62.5		ns
tw(H)	External clock input HIGH pulse width	29.5		ns
tw(L)	External clock input LOW pulse width	29.5		ns
tr	External clock rise time		10	ns
tf	External clock fall time		10	ns

Table 1.83. Memory expansion and microprocessor modes

Symbol	Parameter	Standard		Unit
Symbol	raianiee		Max	
tac1 (RD-DB)	Data input access time (no wait)		(Note 1)	ns
tac2 (RD-DB)	Data input access time (with wait)		(Note 2)	ns
tsu (DB-RD)	Data input setup time	50		ns
tsu (RDY-BCLK)	RDY input setup time		40	ns
tsu (HOLD-BCLK)	HOLD input setup time		105	ns
th (RD-DB)	Data input hold time	0		ns
th (BCLK-RDY)	RDY input hold time	0		ns
th (BCLK-HOLD)	HOLD input hold time	0		ns

Note 1: tac1 = tcyc / 2 - 60nS

Note 2:  $tac2 = (m+0.5) \times tcyc - 60nS$ 

m = number of wait states (1 to 3)

Table 1.84. Timer A input (counter input in event counter mode)

Symbol	Parameter		Standard		
	i arameter	Min	Max	Unit	
tc(TA)	Ain input cycle time	100		ns	
tw(TAH)	TAin input HIGH pulse width	50		ns	
tw(TAL)	TAilN input LOW pulse width	40		ns	

Table 1.85. Timer A input (gating input in timer mode)

Symbol	Parameter	Standard		Unit
	r diametei	Min	Max	Oiiit
tc(TA)	Ain input cycle time	Note		ns
tw(TAH)	TAim input HIGH pulse width	Note		ns
tw(TAL)	TAilN input LOW pulse width	Note		ns

Note: When using the external gating mode feature, the width of TAi<sub>IN</sub> needs to be greater than the period of the clock source selected.

# Timing requirements (Vcc = 3.3V, Vss=0V, Topr =-20 °C to 85 °C unless otherwise stated)

Table 1.86. Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min	Max	Oilit
tc(TA)	AilN input cycle time	200		ns
tw(TAH)	TAilN input HIGH pulse width	100		ns
tw(TAL)	TAilN input LOW pulse width	100		ns

# Table 1.87. Timer A input (external trigger input in pulse width modulation mode)

Symbol	Parameter		Standard	
	i arameter	Min	Max	Unit
tw(TAH)	TAim input HIGH pulse width	100		ns
tw(TAL)	TAilN input LOW pulse width	100		ns

## Table 1.88. Timer input (up/down input in event counter mode)

Symbol	Parameter	Standard		Unit
		Min	Max	Unit
tc(UP)	Aiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

## Table 1.89. A/D trigger input

Symbol	Parameter		Standard		
	i diameter	Min	Max	Unit	
tc(AD)	AD <sub>TRG</sub> input cycle time(triggerable minimum)	1000		ns	
tw(ADL)	ADTRG input LOW pulse width	125		ns	

### Table 1.90. External interrupt INTi inputs

Symbol	Parameter		Standard	
Symbol	i didilicitoi	Min	Max	Unit
tw(INH)	INTI input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns

# Timing requirements (Vcc = 3.3V, Vss=0V, Topr =-20 °C to 85 °C unless otherwise stated)

Table 1.91. Serial I/O timing

Symbol	Parameter	Standard		Unit
		Min	Max	Unit
tc(CK)	CLKi input cycle time	160		ns
tw(CKH)	CLKi input HIGH pulse width	60		ns
tw(CKL)	CLKi input LOW pulse width	60		ns
tsu(D-C)	RxDi input setup time	60		ns
th(C-D)	RxDi input hold time	20		ns

## Table 1.92. Vbus Detect interrupt

Symbol	Parameter		Standard		
	1 drainetei	Min	Max	Unit	
tw(INT)	VbusDTCT Interrupt pulse width	50		μS	

# Table 1.93. Serial Sound Interface (SSI)

Symbol	D		Standard		I Insid	
Symbol		Parameter		Min	Max	Unit
tc(sck)	SCKi input cycle tin	ne		62.5		ns
tw(sckh)	SCKi input HIGH p	SCKi input HIGH pulse width		29.5		ns
tw(SCKL)	SCKi input LOW pu	SCKi input LOW pulse width		29.5		ns
tsu(SRxD-SCK)	SRxDi input setup time			10		ns
th(SCK-SRxD)	SRxDi input hold time			10		ns
t1/00/(W0)	SCKP=0	SCKi rising edge to WS edge		10		ns
t1(sck-ws)	SCKP=1	SCKi falling edge to WS edge		10		ns
t2(ws-sck)	SCKP=0	WS edge to SCKi rising edge		10		ns
	SCKP=1	WS edge to SCKi falling edge		10		

# Table 1.94. AND Flash Control timing

Symbol	Dovemeter	Stan	dard	Unit
	Parameter	Min Ma	Max	
th(OE-D)	AND_DATA (status data) input hold time	0		ns
th2(sc-D)	AND_DATA input hold time	0		ns
tsu(D-OE)	AND_DATA (status data) input setup time	50		ns
tsu(D-SC)	AND_DATA input setup time	43		ns

## Switching characteristics (Vcc = 3.3V, Vss=0V, Topr =-20 ℃ to 85 ℃ unless otherwise stated)

Table 1.95. Memory expansion mode and microprocessor mode

Symphol	Parameter	Measuring	Stan	dard	- Unit
Symbol	Parameter	condition	Min.	Max.	
td (BCLK-AD)	Address output delay time			30	ns
th (BCLK-AD)	Address output hold time		0		ns
th (RD-AD)	Address output hold time		0		ns
th (WR-AD)	Address output hold time		0		ns
td (BCLK-CS)	Chip select output delay time			30	ns
th (BCLK-CS)	Chip select output hold time	See Figure 1.199	0		ns
td (BCLK-ALE)	ALE signal output delay time	VIL = 0.2Vcc,		30	ns
th (BCLK-ALE)	ALE signal output hold time	VIH = 0.8Vcc, VOL = 0.5Vcc,	0		ns
td (BCLK-RD)	RD signal output delay time	VOL = 0.5Vcc, VOH = 0.5Vcc		30	ns
th (BCLK-RD)	RD signal output hold time		0		ns
td (BCLK-WR)	WR signal output delay time			30	ns
th (BCLK-WR)	WR signal output hold time		0		ns
td (BCLK-DB)	Data output delay time			40	ns
th (BCLK-DB)	Data output tristate time		0		ns
td (DB-WR)	Data output delay time		(Note 1)		ns
th (WR-DB)	Data output hold time		(Note 2)		ns
th (WR-CS)	Write high to Chip select high time		(Note 3)		ns
td (BCLK-HLDA)	HLDA output delay time			40	ns

Note 1:Calculated according toothe BCLK frequency as shown below:

(When PM16 = 0) td (DB-WR) = (m-0.5) X tcyc - 40nS(When PM16 = 1) td (DB-WR) = m X tcyc - 40nS

Note 2: Calculated as follows: th (WR-DB) = tcyc / 2

Note 3: Calculated as follows: th (WR-CS) = tcyc / 2

0 Wait selected: m = 1 1 Wait selected: m = 1 2 Wait selected: m = 2 3 Wait selected: m = 3




Figure 1.199. Port P0 to P10 measurement circuit

# Switching characteristics (Vcc = 3.3V, Vss=0V, Topr =-20 ℃ to 85 ℃ unless otherwise stated)

## Table 1.96. Serial I/O switching

Symbol		Parameter		Standard	
		raiametei	Min Max		Unit
td(c-Q)	TxDi output delay time	External clock is selected as transfer clock	80 30	ns	
td(C-Q)	TXDI output delay time	Internal clock is selected as transfer clock		30	ns
th(C-Q)	TxDi hold time		0		ns
tr(CK)	CLKi output rise time	Internal clock is selected as transfer clock		7	ns
tf(CK)	CLKi output fall time	Internal clock is selected as transfer clock		7	ns

## Table 1.97. Serial Sound Interface (SSI)

Symbol	Parameter	Stan	dard	Unit
	raiametei	Min	Max	
td(ws-xmt)	XMTi output delay time (WS based)		20	ns
td(SCK-XMT)	XMTi output delay time (SCK based)		20	ns

## Table 1.98. AND Flash Control switching

Symbol	Parameter	Stan	Standard	
		Min	Max	Unit
td(D-SC)	AND_DATA (program data) output delay time		(Note 1)	ns
td(D-WE)	AND_DATA (command/address data) output delay time	(Note 2)		ns
th1(sc-D)	AND_DATA (program data) output hold time	(Note 3)		ns
th(WE-D)	AND_DATA (command/address data) output hold time	(Note 4)		ns
tw(OEL)	AND_OE LOW pulse width	(Note 5)		ns
tw1(scH)	AND_SC write HIGH pulse width	(Note 6)		ns
tw2(scH)	AND_SC read HIGH pulse width	(Note 7)		ns
tw(WEL)	AND_WE LOW pulse width	(Note 8)		ns

Note 1: td(D-SC) = 0.5tcyc - 15nSNote 2: td(D-WE) = 1.5tcyc - 43nSNote 3: th1(SC-D) = 1.5tcyc - 30nSNote 4: th(WE-D) = 0.5tcyc nSNote 5: tw(OEL) = 1.5tcyc - 10nSNote 6: tw1(SCH) = tcyc - 15nSNote 7: tw2(SCH) = 1.5tcyc - 10nSNote 8: tw(WEL) = tcyc - 15nS

# **Timing Diagrams**





Figure 1.200. Timing diagram 1



Figu!re 1.201. Timing diagram 2




Figure 1.202. Timing diagram 3




Figure 1.203. Serial Sound Interface timing diagram 1




Figure 1.204. Serial Sound Interface timing diagram 2




Figure 1.205. AND Flash Control read timing diagram




Figure 1.206. AND Flash Control write timing diagram

M30245 Group Usage Notes

## **Usage Notes**

#### Timer A

#### **Timer mode**

The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets "FFFF16".

After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting.

#### **Event counter mode**

The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting. Reset the timer when counting has stopped in free run type.

If using "Free-Run type", the timer register contents may be unknown when counting begins. Set the timer value immediately after counting has started.

Example if the up/down count is not switched:

- Enable the "Reload" function and write to the timer register before counting begins.
- Rewrite the value to the timer register immediately after counting has started.
- If counting up, rewrite "000016" to the timer register.
- If counting down, rewrite "FFFF1" to the timer register. This will cause the same operation as "Free-Run type". Example if the up/down count is switched:
- Use the "Reload type" operation until the first count pulse is input.
- Switch to "Free-Run type".

## One-shot timer mode

Setting the count start flag to "0" while a count is in progress causes as the following:

- The counter stops counting and a content of reload register is reloaded.
- The TAiout pin outputs "L" level.
- The interrupt request generated and the Timer Ai interrupt request bit goes to "1".

The output from the one-shot timer synchronizes with the count source generated internally. Therefore, when an external trigger has been selected, a delay of one cycle of count source (maximum) occurs between the trigger input to the TAIIN pin and the one-shot timer output.

The Timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:

- Selecting one-shot timer mode after reset.
- Changing operation mode from timer mode to one-shot timer mode.
- Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to "0" after the above listed changes have been made.

If a trigger occurs while a count is in progress, after the counter performs one down count following the reoccurrence of a trigger, the reload register contents are reloaded, and the count continues.

To generate a trigger while a count is in progress, generate the second trigger after a period longer than one cycle of the timer's count source after the previous trigger occurred.



M30245 Group **Usage Notes** 

#### Pulse modulation mode

The Timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:

- Selecting PWM mode after reset.
- Changing operation mode from timer mode to PWM mode.
- Changing operation mode from event counter mode to PWM mode.

Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to "0" after the above listed changes have been made.

Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAIOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the Timer Ai interrupt request bit goes to "1". If the TAIOUT pin is outputting an "L" level in this instance, the level does not change, and the Timer Ai interrupt request bit does not becomes "1".

#### A/D converter

- Write to each bit (except bit 6) of AD control register 0, AD control register 1, and to bit 0 of AD control register 2 when A/D conversion is stopped (before a trigger occurs). When the VREF connection bit is changed from "0" to "1", wait 1 µs or longer before starting A/D conversion.
- When changing A/D operation mode, select the analog input pin again.
- Using one-shot mode or single sweep mode: Read the corresponding AD register after confirming A/D conversion is finished. (Check the A/D conversion interrupt request bit.)
- Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1:

Use the undivided main clock as the internal CPU clock.

When f(Xin) is faster than 10MHz, make the A/D frequency 10MHz or less by dividing.

### Serial I/O (UART Mode)

Description When the CLKi and CTSi pin level goes to "H" (Note 1), if the UiMR register is set to either of the following settings, the UiERE bit of the UiC1 register is set to "1" (parity error signal output enabled). When the PRYE bit of the UiMR register is set to "1" while the UiERE bit is "1" (parity error signal output enabled), if a parity error occurs at receiving data, the TxDi pin outputs the "L" level. To prevent this, set the UiERE bit after setting the UiMR register.

- Set bits SMD2 through SMD0 to "0002" (serial I/O disabled) through "1012" (UART mode transfer data 8 bits long)
- Set bits SMD2 through SMD0 to "0012" (clock synchronous serial I/O mode) through "1002" (UART mode transfer data 7 bits long)
- Set bits SMD2 through SMD0 to "0012" (clock synchronous serial I/O mode) through "1012" (UART mode transfer data 8 bits long)
- Set bits SMD2 through SMD0 to "0012" (clock synchronous serial I/O mode) transfer data 9 bits long)
- Set bits SMD2 through SMD0 to "0102" (I2C mode) through "1012" (UART mode transfer data 8 bits long)

Note 1: If the pins are not used as CLKi or CTSi, these conditions apply when the pin level goes to "H".

M30245 Group Usage Notes

#### **DMA**

### (1) Additional description of the DMA enable bit

Bit 3 of the DMA0 and DMA1 control registers is assigned as the DMA enable bit. Setting the DMA enable bit to "1" makes DMA active. If data transfer starts immediately after the DMA becomes active, the DMAC performs the following operations.

- (a) The value of either the source pointer or the destination pointer, whichever is set to the forward direction, is reloaded to the forward direction address pointer.
- (b) The value of the transfer counter register is reloaded to the transfer counter.

Thus, writing "1" to the DMA enable bit when DMA is active causes the above operations to be carried out, and the DMAC operates again from the initial state at that point.

### (2) Additional description of the DMA request bit

Bit 2 of the DMA0 and DMA1 control registers is assigned as the DMA request bit. The DMA request bit is set to "1" if a DMA transfer request signal occurs even if DMA is not active. Also, changing the DMA transfer request cause select bits may set the DMA request bit to "1". Make sure to set the DMA request bit to "0" after changing the DMA request cause select bits.

The DMA request bit is set to "1" if a DMA transfer request signal occurs and is set to "0" immediately after data transfer starts. If DMA is active, data transfer starts immediately, so the value of the DMA request bit, if read by software, will be "0" in most cases. To determine whether DMA is active, read the DMA enable bit. Figure 1.207 shows the setting routine for the DMA-related registers.




Figure 1.207. Setting routine of DMA control registers

(3) Writing to the DMAE bit in DMiCON register

If the following conditions are met:

The DMAE bit is set to "1" again while it is already set to "1" (DMAi is in active state).

A DMA request may occur simultaneously when the DMAE bit is being written.

Follow the steps below:

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously (Note 1).

Step 2: Make sure that the DMAi is in an initial state (Note 2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

- Note 1: The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained. Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
- Note 2: Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of a transfer, the DMAi is not in an initial state.

#### Stop Mode and Wait Mode

(1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.

- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the all clock stop control bit to "1" within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the all clock stop control bit to "1".
- (3) When using low-speed mode and low power dissipation mode, set the WAIT peripheral function clock stop bit (CM02) to "1" and do not shift to wait mode.
- (4) When using fSYN as the internal system clock, change to f(XIN) before entering to stop mode (set bit 0 of the frequency synthesizer control register to "0").

#### Interrupts

#### Reading address 0000016

When maskable interrupt occurs, the CPU reads the interrupt information (the interrupt number and interrupt request evel) in the interrupt sequence. The interrupt request bit of the interrupt written in address 0000016 will then be set to "0".

Do not read address 0000016 by software. Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.

#### Setting the stack pointer

The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may cause program runaway. Be sure to set a value in the stack pointer before accepting an interrupt.

When using the  $\overline{\text{NMI}}$  interrupt, initialize the stack pointer at the beginning of a program. Generating any interrupts including the  $\overline{\text{NMI}}$  interrupt is prohibited for the first instruction immediately after reset.

# The NMI interrupt

The  $\overline{\text{NMI}}$  interrupt can not be disabled. Be sure to connect  $\overline{\text{NMI}}$  pin to Vcc with a pull-up resistor if unused. Do not go into stop mode when the  $\overline{\text{NMI}}$  pin set to "L".

The  $\overline{\text{NMI}}$  pin also serves as P85, which is exclusively an input. Reading the contents of the P8 register allows the pin value to be read. Reading this pin is only to be used for establishing the pin level when the  $\overline{\text{NMI}}$  interrupt is input. Do not reset the CPU with the input to the  $\overline{\text{NMI}}$  pin in the "L" state.

Do not attempt to go into stop mode when the input to the  $\overline{\text{NMI}}$  pin is in "L" state. When the input to the  $\overline{\text{NMI}}$  is in "L" state, CM10 is fixed to "0" thereby refusing to go into stop mode.

Do not attempt to go into wait mode when the input to the  $\overline{\text{NMI}}$  pin is in "L" state. When the input to the  $\overline{\text{NMI}}$  pin is in "L" state, the CPU stops but the oscillation does not. This action does not save power. When this occurs, the CPU is returned to the normal state by a later interrupt.

Signals input to the NMI pin require an "L" level of (2 clocks + 300nS) or more from the operation clock of the CPU.

#### **External interrupt**

Either an "H" or "L" level of at least 250 ns width is necessary for the signal input to pins INTO to INTO regardless of the CPU operation clock.

When the polarity of the  $\overline{\text{INT0}}$  to  $\overline{\text{INT2}}$  pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, reset the interrupt request bit to "0". Figure 1.208 shows the procedure for changing the INT interrupt generate factor.



Clear the interrupt enable flag to \*0"
(Disable interrupt)

Set the interrupt priority level to level 0
(Disable INT interrupt)

Set the polarity select bit

Clear the interrupt request bit to \*0"

Set the interrupt priority level 1 to 7
(Enable the INT interrupt requests)

Set the interrupt enable flag to \*1"
(Enable interrupt)

Note: Execute the settings individually. Do not execute two or more settings simultaneously.

Figure 1.208. Switching condition of INT interrupt request

#### Clearing the Interrupt request bit

Even when the IR bit (bit 3 of the interrupt control register) is cleared to "0" (interrupt not requested), it may not actually get cleared to "0" depending on the instruction used to clear it. Therefore, use the MOV instruction to clear the IR bit.

Rewriting the interrupt control register

Rewrite the interrupt control register so that it does not generate an interrupt request for that register. If an interrupt request occurs, rewrite the interrupt control register after the interrupt is disabled. Some program examples are described below.

When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not always set even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the instructions below to change the register.

Instructions: AND, OR, BCLR, BSET

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritting, due to the effects of the internal bus and the instruction queue buffer.

```
Example 1:
             INT SWITCH1:
                       FCLR
                                                       :Disable interrupts.
                                      #00h, 0054h
                       AND.B
                                                       ;Clear TA0IC int. priority level and int. request bit.
                       NOP
                                                       ; Four NOP instructions are required when using the HOLD function.
                       NOP
                       FSET
                                                       ;Enable interrupts.
Example 2:
             INT_SWITCH2:
                       FCLR
                                                        :Disable interrupts.
                       AND.B
                                      #00h, 0054h
                                                       ;Clear TA0IC int. priority level and int. request bit.
                       MOV W
                                      MEM, R0
                                                        :Dummv read.
                       FSET
                                                       ;Enable interrupts.
Example 3:
             INT_SWITCH3:
                       PUSHC
                                      FLG
                                                       ;Push Flag register onto stack
                       FCLR
                                                        ;Diable interrupts.
                       AND.B
                                      #00h, 0054h
                                                        ;Clear TA0IC int. priority level and int. request bit.
                       POPC
                                      FLG
                                                       ;Enable interrupts.
```

The reason why two NOP instructions (four using the HOLD function) or a dummy read is inserted before "FSET I" in Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to the effects of the instruction queue.

# **Applications**

#### **USB Transceiver**

In order to meet the impedance matching requirements of the USB Specification, a  $27\Omega$ - $33\Omega$  resistor must be added to USB D+ (pin 4) and to USB D- (pin 5). In addition, capacitors connected between USB D+ and USB D- and Vss may need to be added for rise/fall time matching and edge control. These capacitors, if necessary, can be placed between the mcu and the 27- $33\Omega$  resistors. A coupling capacitor may also be placed between D+ and D-. Their configuration and values will depend on the PCBs layout. Perform the approriate USB testing to determine the correct component placement. An example placement of external components is shown in Figure 1.209.




Figure 1.209. Example configuration of External USB components

#### Attach/Detach Function

The Attach/Detach Function can be used to attach or detach a USB device from the host without physically disconnecting the USB cable. When attaching a USB device, the attach/detach register should be set to 0316 at the same time or before the USB Enable bit is set. Similarly, when detaching the device from the host, the attach/detach register should be set to 0116 when disabling the USB block.

If you do not set the Attach/Detach bit (bit 1 at address 001F<sub>16</sub>) to HIGH, the system will default to its normal mode. D+ is connected to P9<sub>0</sub>/ATTACH through a 1.5 K resistor in compliance with the USB specification.

Note: If the D+ pin is connected to UVcc, this mode will not work.

Hardware connections are shown in Figure 1.210.




Figure 1.210. Attach/Detach function connections

# **Programming Notes**

#### **USB**

The following Programming Notes should be incorporated into user code, to ensure strict adherence to the USB protocol for Control Transfers.

- (1) In applications requiring high-reliability, we recommend providing the system with protective measures, such as USB function initialization by software or USB reset by the host, to prevent USB communication from being terminated unexpectedly, for example due to external causes such as noise.
- (2) USB2.0 specification stipulates a driver impedance 28 to 44Ω (see 7.1.1.1 Full-speed (12Mb/s) Driver Characteristics). Connect a serial resistor (recommended value: 27 to 33Ω) to the USB D+ pin and the USB D- pin to satisfy this specification. Also connect, if required, a capacitor between the USB D+ pin or USB D-pin and the Vss pin. These capacitors are to control ringing or adjust the rise and fall times and the crossover point of D+/D-. The numerical values and configuration of the peripheral components need to be adjusted according to differences in the characteristic impedance and layout of the printed circuit board. on which they are mounted. Therefore, perform careful evaluation of the system in use and observe the waveforms before deciding on connection or disconnection and adjusting the values of the resistors and capacitors.
- (3) Do not connect the D+ pin or the D- pin to a choke coil.
- (4) If the USB Attach/Detach function will not be used, connect the UVcc pin and the USB D+ pin via a 1.5 kΩ resistor. (The D+ line pull-up timing depends on the UVcc pin.) If the USB Attach/Detach function is used, connect the P90/ATTACH pin and the USB D+ pin via a 1.5 kΩ resistor. Regardless of whether or not the USB Attach/Detach function is used, connect the UVcc pin to the power supply. In addition, the time required for the host PC to recognize the USB Attach/Detach state will vary depending state of the system as a whole, including board resistance and capacitance components, USB cable capacitance, and the board characteristics and processing speed of the host. Perform careful evaluation of the system in use.
- (5) The interrupt service routine (ISR) associated with those USB Function interrupts that are caused by errors must have execution priority over the ISR for EP0 interrupts. Upon receipt of a USB Function interrupt, the following actions should be taken:
  - Step #1: From the USB Interrupt Status (USBIS) and the USB Endpoint 0 Control & Status (EP0CS) registers, determine if the 'Error Interrupt Status Flag' & the SETUP\_END flag (i.e., INTST8 & EP0CSR5, respectively) are both set.

[YES] => Set CLR\_SETUP\_END (EP0CSR11). Go to Step #2.

[NO] => No special S/W action required. Go to Step #1 after the next USB Function interrupt.

Step #2: Is EP0 IN FIFO loading in progress - i.e., data has been written to EP0 IN FIFO, but SET\_IN\_BUF\_RDY (EP0CSR7) is not yet set?

[YES] => Set SET\_IN\_BUF\_RDY (EP0CSR7). Go to Step #3 after the next EP0 interrupt.

[NO] => No special S/W action required. Go to Step #1 after the next USB Function interrupt.

Step #3: Are OUT\_BUF\_RDY & SETUP (i.e., EP0CSR0 & EP0CSR2, respectively) set?

[YES] => Go to Step #4.

[NO] => Go to Step #3 after the next EP0 interrupt.

Step #4: Does the current Control Transfer Setup stage DATA0 packet identify a Control Read Transfer?

[YES] => Complete loading EP0 IN FIFO. Set CLR\_OUT\_BUF\_RDY, SET\_IN\_BUF\_RDY, & CLR\_SETUP (i.e.,

EP0CSR6, EP0CSR7, & EP0CSR8, respectively). Go to Step #1 after the next USB Function interrupt.

[NO] => Go to Step #3 after the next EP0 interrupt.

Refer to the flowchart in Figure 1.211 for more information on this programming note.






Figure 1.211. USB Programming Note 1 Flowchart

(6) Additional actions to take upon receipt of an EP0 interrupt are as follows (Refer to the flowchart in Figure 1.212):

Step #1: Is OUT\_BUF\_RDY (EP0CSR0) set?

[YES] => Go to Step #2.

[NO] => No special S/W action required. Go to Step #1 after the next EP0 interrupt.

Step #2: Is SETUP\_END (EP0CSR5) set?

[YES] => Set CLR\_OUT\_BUF\_RDY, CLR\_SETUP\_END, & SEND\_STALL (i.e., EP0CSR6, EP0CSR11, & EP0CSR12, respectively). [Also set CLR\_SETUP, if SETUP flag == '1'.] Go to Step #1 after the next EP0 interrupt. [NO] => Go to Step #3.

Step #3: Read number of data bytes equal to the EP0 'Receive Byte Count', stored in EP0WC7-0, from EP0 OUT FIFO. Is this the final DATA packet of a Control Write Transfer?

 $[YES] => Go to Step #4_0.$ 

 $[NO] \Rightarrow Go to Step #5_0.$ 

Step #4\_0: Is SETUP\_END (EP0CSR5) set?

[YES] => Set CLR\_OUT\_BUF\_RDY, CLR\_SETUP\_END, & SEND\_STALL (i.e., EP0CSR6, EP0CSR11, & EP0CSR12, respectively). [Also set CLR\_SETUP, if SETUP flag == '1'.] Go to Step #1 after the next EP0 interrupt. [NO] => Set CLR\_OUT\_BUF\_RDY & SET\_DATA\_END (i.e., EP0CSR6 & EP0CSR9, respectively). [Also set CLR\_SETUP, if SETUP flag == '1'.] Go to Step #4\_1.

Step #4\_1: Is SETUP\_END (EP0CSR5) set?

[YES] => Set SEND\_STALL (EP0CSR12). Go to Step #6\_0.

[NO] => Go to Step #1 after the next EP0 interrupt.

Step #5\_0: Is SETUP\_END (EP0CSR5) set?

[YES] => Set CLR\_OUT\_BUF\_RDY, CLR\_SETUP\_END, & SEND\_STALL (i.e., EP0CSR6, EP0CSR11, & EP0CSR12, respectively). [Also set CLR\_SETUP, if SETUP flag == '1'.] Go to Step #1 after the next EP0 interrupt. [NO] => Set CLR\_OUT\_BUF\_RDY (i.e., EP0CSR6). [Also set CLR\_SETUP, if SETUP flag == '1'.] Go to Step #5\_1.

Step #5\_1: Is SETUP\_END (EP0CSR5) set?

[YES] => Set SEND\_STALL (EP0CSR12). Go to Step #6\_0.

[NO] => Go to Step #1 after the next EP0 interrupt.

Step #6\_0: Are OUT\_BUF\_RDY & SETUP (EP0CSR0 & EP0CSR2) set?

[YES] => Go to Step #6\_1.

[NO] => Go to Step #6\_0 after the next EP0 interrupt.

Step #6\_1: Is SETUP\_END (EP0CSR5) set?

[YES] => Set CLR\_OUT\_BUF\_RDY, CLR\_SETUP, & CLR\_SETUP\_END (EP0CSR6, EP0CSR8 & EP0CSR11). Go to Step #6\_0 after the next EP0 interrupt.

[NO] => Set CLR\_OUT\_BUF\_RDY & CLR\_SETUP (EP0CSR6 & EP0CSR8), and clear SEND\_STALL (EP0CSR12). Go to Step #1 after the next EP0 interrupt.

(7) Writing to the USB Function Interrupt Clear Register (USBIC).

Writing to the USB Function Interrupt Clear Register (USBIC) to clear USB Function Interrupt Status bits requires special consideration. Before performing this operation, the USB Function Interrupt Enable Register (USBIE) should be cleared (i.e., all bits disabled). Upon completion of the write to USBIC, the value of USBIE just prior to its clearing should be restored.




Figure 1.212. USB Programming Note 2 Flowchart

### **Using HOLD Signal**

When HOLD input is used, set P40 to P47 and P50 to P52 as input before the CPU shifts from single-chip mode to microprocessor mode or memory expansion mode.

## **Decreasing Power Consumption**

When A/D conversion is not carried out, select not to connect VREF using the VREF connect bit in AD control register 1. To carry out A/D conversion, start the conversion 1µs or longer after connecting VREF.

# Microprocessor Mode and Shifting from Microprocessor Mode to Memory Expansion Mode or Singlechip Mode

In microprocessor mode, the SFR, internal RAM and external memory space can be accessed. Therefore, the internal ROM area cannot be accessed.

If microprocessor mode is set ("H" is applied to the CNVss pin) when coming out of a reset, the internal ROM cannot be accessed even if the CPU shifts to memory expansion mode or single-chip mode.

#### Resetting when "H" is applied to CNVss pin

If the microprocessor is reset when "H" is applied to the CNVss pin, the internal ROM cannot be read.

#### Noise

Connect a bypass capacitor (at least 0.1 µF) using the shortest and thickest wire possible.

#### **Input-only Pins**

If different power supplies are provided to the system, as shown in Figure 1.213 Circuit example, and the voltage of an unused input-only pin is higher than Vcc, do not directly connect the dedicated input pin to the power supply. As in the circuit example indicated by the arrow, connect the input-only pin to the power supply via a resistor rated at approximately 1 k $\Omega$ . The above applies even if the power rise time is different at power-on.

If the voltage of the input pin voltage is higher than Vcc, latch up could occur.

\*: A resistor is not required when using a Vcc voltage equal to or higher than the voltage of the dedicated input pin.




Figure 1.213. Circuit example

### Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufac-turing processes.

When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

#### **Mask ROM Version**


Do not write to the internal ROM area in the Mask ROM version.

#### **ROM ORDERING METHOD**

- 1.Mask ROM Order Confirmation Form
- 2.Mark Specification Form
- 3. Data to be written to ROM, in one floppy disk.
- \* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com).

# **Package Outline**

# PLQP0100KB-A



# REVISION HISTORY

# M30245 Group Datasheet

Rev.	Date	Description		
i tev.		Page	Summary	
1.20	Jul 20, 2004	1	First Edition issued	
2.00	Oct 16, 2006	16 55 145 146 147 165 250-256 258 262	Package names "PLQP0100KB-A" → "100P6Q-A" revised Figure 1.8 revised Modifying the interrupt control registers revised I2C Bus interface mode "To use the I2C bus, the SDAi to output." → "In I²C master mode, of the direction register" Figure 1.106 Note revised UARTi Special Mode Register (UiSMR) "Port (SCLi) is of the port direction register." → "In I²C master mode, of the port direction register." Precautions "• For flash memory version by a receiver." added	
		264	Package Outline added	

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is a subject to change without any plan protein procedure is a subject to change without any plan protein procedure is an advantage of the procedure is a subject of the procedure is an advantage of the procedure is a subject of the procedure is a



# **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510